File Download
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1109/TCSII.2014.2327314
- Scopus: eid_2-s2.0-84904792686
- WOS: WOS:000341574600013
- Find via
Supplementary
- Citations:
- Appears in Collections:
Article: Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder
| Title | Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder |
|---|---|
| Authors | |
| Issue Date | 2014 |
| Publisher | Institute of Electrical and Electronics Engineers. The Journal's web site is located at http://tcas2.polito.it/ |
| Citation | IEEE Transactions on Circuits and Systems II: Express Briefs, 2014, v. 61 n. 7, p. 521-525 How to Cite? |
| Persistent Identifier | http://hdl.handle.net/10722/248403 |
| ISSN | 2021 Impact Factor: 3.691 2020 SCImago Journal Rankings: 0.799 |
| ISI Accession Number ID |
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Jaiswal, MK | - |
| dc.contributor.author | Cheung, RCC | - |
| dc.contributor.author | Balakrishnan, M | - |
| dc.contributor.author | Paul, K | - |
| dc.date.accessioned | 2017-10-18T08:42:38Z | - |
| dc.date.available | 2017-10-18T08:42:38Z | - |
| dc.date.issued | 2014 | - |
| dc.identifier.citation | IEEE Transactions on Circuits and Systems II: Express Briefs, 2014, v. 61 n. 7, p. 521-525 | - |
| dc.identifier.issn | 1549-7747 | - |
| dc.identifier.uri | http://hdl.handle.net/10722/248403 | - |
| dc.language | eng | - |
| dc.publisher | Institute of Electrical and Electronics Engineers. The Journal's web site is located at http://tcas2.polito.it/ | - |
| dc.relation.ispartof | IEEE Transactions on Circuits and Systems II: Express Briefs | - |
| dc.rights | ©2014 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. | - |
| dc.title | Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder | - |
| dc.type | Article | - |
| dc.identifier.email | Jaiswal, MK: manishkj@hku.hk | - |
| dc.description.nature | postprint | - |
| dc.identifier.doi | 10.1109/TCSII.2014.2327314 | - |
| dc.identifier.scopus | eid_2-s2.0-84904792686 | - |
| dc.identifier.hkuros | 280289 | - |
| dc.identifier.volume | 61 | - |
| dc.identifier.issue | 7 | - |
| dc.identifier.spage | 521 | - |
| dc.identifier.epage | 525 | - |
| dc.identifier.isi | WOS:000341574600013 | - |
| dc.publisher.place | United States | - |
| dc.identifier.issnl | 1549-7747 | - |