

# Effects of annealing gas species on the electrical properties and reliability of Ge MOS capacitors with high-k $Y_2O_3$ gate dielectric

C.X. Li<sup>1</sup>, H.X. Xu<sup>2</sup>, J.P. Xu<sup>2</sup>, P.T. Lai<sup>1,\*</sup>

**Abstract** – In this work, Ge MOS capacitors with  $Y_2O_3$  gate dielectric were fabricated. The effects of annealing in  $N_2$ ,  $NH_3$ ,  $O_2$  or  $NO$  ambient were investigated. Experimental results demonstrated that the  $NO$  annealing could improve both electrical properties and reliability of Ge MOS devices with  $Y_2O_3$  dielectric. On the other hand, the  $NH_3$  annealing resulted in H-related traps while the  $O_2$  annealing suffered from extra  $GeO_x$  growth, thus both degrading the performance of the devices.

## I. INTRODUCTION

In order to improve the speed of MOS devices while scaling down the size of MOS devices, Ge MOS devices are researched due to high electron and hole mobilities of Ge. Also high-k materials such as  $HfO_2$ <sup>1-2</sup>,  $ZrO_2$ <sup>3</sup> and  $HfTiON$ <sup>4</sup> have been investigated as the gate dielectric for Ge devices. However, the interface quality of high-k/Ge structure is not as good as that of the  $SiO_2/Si$  interface. One of the main reasons is that unstable  $GeO_x$  is grown during high-k gate-dielectric deposition and post-deposition annealing. Recently rare-earth oxides such as  $La_2O_3$ <sup>5</sup> and  $CeO_2$ <sup>6</sup> were studied as the gate oxide for Ge MOS devices. But  $CeO_2$  has a small bandgap of 3.3 eV, which can cause large gate leakage current<sup>6</sup>;  $La_2O_3$ <sup>7</sup> absorbs moisture, which can cause reliability problems.  $Y_2O_3$  is a promising candidate for gate dielectric due to its relatively high dielectric constant (~14-18), high crystallization temperature (~2325 °C) and wide bandgap (~5.5 eV)<sup>8-10</sup>. So far,  $Y_2O_3$  is an interesting candidate for Si MOS devices, but there is little work on Ge MOS devices<sup>9</sup>. In this paper,  $Y_2O_3$  is researched as the gate dielectric for Ge MOS devices, and the effects of annealing in  $N_2$ ,  $NH_3$ ,  $O_2$  or  $NO$  on the electrical properties of Ge MOS devices are investigated.

<sup>1</sup>Department of Electrical and Electronic Engineering, the University of Hong Kong, Hong Kong.

E-mail: laip@eee.hku.hk

<sup>2</sup>Department of Electronic Science & Technology, Huazhong University of Science & Technology, Wuhan, P. R. China.

978-1-4244-4298-0/09/\$25.00 ©2009 IEEE

## II. EXPERIMENT

Germanium MOS capacitors were fabricated on (100) n-type substrate with a resistivity of 0.040 ~ 0.047  $\Omega\text{cm}$ . The wafers were cleaned in organic solvent followed by a rinse in 2% HF and de-ionized water for several times<sup>11</sup>. After drying with  $N_2$  gas, the wafers were immediately transferred into a sputtering system (Denton discovery series).  $Y_2O_3$  film was subsequently deposited by sputtering  $Y_2O_3$  target (99.9% purity) in an Ar ambient.  $Y_2O_3$  target received a RF power of 40 W, and operating pressure was 4.4 mTorr. Post-deposition anneal (PDA) was performed in  $N_2$ ,  $NH_3$ ,  $O_2$  or  $NO$  ambient at 500 °C for 300 s, producing the control,  $NH_3$ ,  $O_2$  and  $NO$  samples respectively. Subsequently, Al was evaporated and patterned as gate electrode with an area of  $7.85 \times 10^{-5} \text{ cm}^2$ . Finally, forming-gas anneal (5%  $H_2$  + 95%  $N_2$ ) was implemented at 280 °C for 20min.

High-frequency (1-MHz) capacitance-voltage (C-V) characteristics were measured at room temperature using HP4284A precision LCR meter. Gate-leakage current was measured by HP4156A precision semiconductor parameter analyzer. The cross section of the samples was measured by TEM. Surface morphology was measured by AFM. High-field stress (at 10 MV/cm) with the capacitors biased in accumulation by HP 4156A precision semiconductor parameter analyzer was used to examine device reliability in term of gate-leakage increase after the stress. All electrical measurements were carried out under a light-tight and electrically-shielded condition.

## III. RESULTS AND DISCUSSION




Fig.1 High-frequency (1-MHz) C-V curve of the Ge MOS capacitors.


Fig. 1 shows the C-V curves of the samples. Compared with the control sample, the capacitance of the O<sub>2</sub> sample is smaller due to extra GeO<sub>x</sub> interlayer growth during the O<sub>2</sub> annealing. However, the capacitances of the NO and NH<sub>3</sub> samples are larger than that of the control sample, due to nitrogen incorporation. The incorporated nitrogen can increase the dielectric constant by passivating the oxygen vacancies which acts as vacuum or by replacing the oxygen atoms<sup>12</sup>. Among the samples, the NH<sub>3</sub> sample has the largest capacitance, which is ascribed to the well-known best nitridation effect of the NH<sub>3</sub> gas.

Table 1 lists the device parameters extracted from the high-frequency C-V curves. Interface-state density at midgap is extracted by using the Terman's method for comparison purpose only.<sup>13</sup> Compared with the control sample, the gate-oxide capacitance C<sub>ox</sub> of the O<sub>2</sub> sample is decreased, due to extra growth of GeO<sub>x</sub> during the annealing. On the other hand, the C<sub>ox</sub> of the NO sample is increased due to increased dielectric constant, as mentioned above. The V<sub>fb</sub> is positive for four samples, indicating negative charges which may be related to trapped charges in the dielectric bulk or at the Y<sub>2</sub>O<sub>3</sub>/Ge interface. Comparing with the control sample, the NO and NH<sub>3</sub> samples have negative V<sub>fb</sub> shift, implying positive charges formed during the PDA. This should be due to the nitrogen incorporation. In particular, the NH<sub>3</sub> sample has more nitrogen incorporation, thus larger V<sub>fb</sub> shift. The midgap interface-state density (D<sub>it</sub>) of the NO sample is lower than that of the control sample, due to the nitrogen incorporation which could passivate the dangling bonds in the bulk or at the interface, thus improving the interface quality. The NH<sub>3</sub> sample has larger D<sub>it</sub> than that of the NO sample, which could be explained by H-related traps created during the NH<sub>3</sub> annealing. The O<sub>2</sub> sample suffers from extra growth of GeO<sub>x</sub> which would generate defects at the Y<sub>2</sub>O<sub>3</sub>/Ge interface, thus larger D<sub>it</sub> than that of the control sample.


Fig.2 shows the TEM and AFM pictures of the control sample. It is shown that there is no obvious GeO<sub>x</sub> interfacial layer grown at the Y<sub>2</sub>O<sub>3</sub>/Ge interface, which should be attributed to the stability of the Y<sub>2</sub>O<sub>3</sub> gate dielectric in contact with the Ge substrate. The AFM picture for the gate dielectric of the control sample shows very good surface morphology, with a surface roughness of ~0.26 nm RMS. In a word, Y<sub>2</sub>O<sub>3</sub> has good interfacial quality with germanium, with smooth interface and good surface morphology for the control sample.

From Fig. 3, it is observed that the NO sample has the smallest gate leakage current, indicating best interface quality (supported by its smallest D<sub>it</sub> of 1.7×10<sup>11</sup> cm<sup>-2</sup>eV<sup>-1</sup>), ascribed to the nitrogen incorporation which could passivate the dangling bonds of the gate dielectric

or at the Y<sub>2</sub>O<sub>3</sub>/Ge interface. Compared with the control sample, the gate leakage currents of the O<sub>2</sub> and NH<sub>3</sub> samples are increased, which could be explained either by the extra GeO<sub>x</sub> growth during the O<sub>2</sub> annealing or the H-related traps introduced during the NH<sub>3</sub> annealing.



(a)



(b)

Fig. 2 (a) TEM and (b) AFM pictures of the control sample

Table 1 Gate-oxide capacitance, equivalent oxide thickness, flatband voltage and midgap interface-state density extracted from the 1-MHz C-V curve, dielectric thickness measured by ellipsometer and dielectric constant for the samples.

Sample	$C_{ox}$ (pF)	$t_{eq}$ (Å)	$V_{fb}$ (V)	$D_{it}$ at midgap ( $cm^{-2}eV^{-1}$ )	$Q_{ox}$ ( $cm^{-2}$ )	$t_{die}$ (nm)	$k$
control	89.8	30	0.33	$3.9 \times 10^{11}$	$-1.87 \times 10^{12}$	5.5	7.2
NO	103.5	26	0.16	$1.7 \times 10^{11}$	$-1.55 \times 10^{12}$	6.1	9.3
NH3	110.7	25	0.13	$2.1 \times 10^{11}$	$-1.45 \times 10^{12}$	6.0	9.5
O2	80.9	34	0.36	$4.3 \times 10^{11}$	$-1.85 \times 10^{12}$	6.2	7.1




Fig. 4 Gate leakage current of the samples before and after stress

In order to evaluate the reliability of the samples, a high-field stress (at 10 MHz for 3600 s) is imposed on the samples. Fig. 4 shows the gate leakage currents before and after the stress. It is shown that the NO sample has the smallest increase of gate leakage current after the stress, while the NH3 sample has the largest increase of gate leakage current. The possible reason is that nitrogen incorporation can passivate the dangling bonds in the gate dielectric or at the interface, thus increasing the resistance against high-field stressing. On the other hand, the NH3 sample has a large number of weak H bonds which could be easily broken during the high-field stress, resulting in large increase of gate leakage current. The O2 sample has extra growth of unstable GeO<sub>x</sub>, and thus large increase of gate leakage current after the stress and degraded reliability.

Rare-earth metal oxide Y<sub>2</sub>O<sub>3</sub> is deposited as the gate dielectric of Ge MOS capacitors and then annealed in N<sub>2</sub>, NH<sub>3</sub>, NO and O<sub>2</sub> ambient respectively. Experimental results show that Y<sub>2</sub>O<sub>3</sub> has good interface quality with Ge, with smooth interface and good surface morphology for the sample annealed in N<sub>2</sub> gas. Also, the NO sample has the smallest midgap interface-state density and gate leakage current before and after stress, due to nitrogen incorporation. The NH<sub>3</sub> sample suffers from hydrogen-related electron traps, leading to the largest gate leakage current and largest stress-induced leakage increase. In conclusion, the Y<sub>2</sub>O<sub>3</sub> should be a promising candidate as the gate dielectric of Ge MOS devices, and the NO annealing could introduce sufficient nitrogen into the dielectric to improve the interface properties and enhance the reliability of the Ge MOS devices.

#### ACKNOWLEDGEMENT

This work is financially supported by the Research Grants Council (RGC) of Hong Kong Special Administrative Region (HKSAR), China, under Project HKU 713308E, and the University Development Fund (Nanotechnology Research Institute, 00600009) of The University of Hong Kong.

#### REFERENCES

- [1] W. P. Bai, N. Lu, J. Liu, A. Ramirez, D. L. Kwong, D. Wristers, A. Ritenour, L. Lee, and D. Antoniadis, "Ge MOS characteristics with CVD HfO<sub>2</sub> gate dielectrics and TaN gate electrode," in VLSI Symp. Tech. Dig., 2003, pp. 121-122.
- [2] J. J. Chen, N. A. Bojarczuk, H. Shang, M. Copel, J. B. Hannon, et al., "Ultrathin Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> gate dielectrics on surface-nitrided Ge," IEEE Trans.

- Electron Devices, vol. 51, no. 11, pp. 1441-1447, Nov. 2004.
- [3] S. K. Mandal, S. Chakraborty, C. K. Maiti, "Ge-channel p-MOSFETs with ZrO<sub>2</sub> gate dielectric," *Microelectronic Engineering*, vol.81, pp.206-211, 2005.
- [4] C. X. Li, P. T. Lai, and J. P. Xu, "Improved reliability of Ge MOS capacitor with HfTiON high-k dielectric by using Ge surface pretreatment in wet NO," *Microelectronic Engineering*, vol. 84, no. 9-10, pp. 2340-2343, 2007.
- [5] G. Mavrou, S. Galata, P. Tsipas, et. al., "Electrical properties of La<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub>/La<sub>2</sub>O<sub>3</sub> gate dielectrics for germanium metal-oxide semiconductor devices," *J. Appl. Phys.* 103 (2008) 014506
- [6] D. P. Norton, J. D. Budai and M. F. Chisholm, "Hydrogen-assisted pulsed-laser deposition of (001) CeO<sub>2</sub> on (001) Ge", *Appl. Phys. Lett.* 76 (2003) 1677-1679
- [7] Y. Zhao, K. Kita, K. Kyuno and A. Toriumi, "Band gap enhancement and electrical properties of La<sub>2</sub>O<sub>3</sub> films doped with Y<sub>2</sub>O<sub>3</sub> as high-k gate insulators", *Appl. Phys. Lett.* 94 (2009) 042901
- [8] K.H. Kwon, K.L. Chang, J.K. Yang, et.al., "Effective formation of interface controlled Y<sub>2</sub>O<sub>3</sub> thin film on Si(100) in a metal-(ferroelectric)-insulator-semiconductor structure", *Micro. Engi.* 85 (2008) 1781-1785
- [9] L. K. Chu, W.C. Lee, M. L. Huang, et.al., "Metal-oxide-semiconductor devices with molecular beam epitaxy-grown Y<sub>2</sub>O<sub>3</sub> on Ge," *Journal of Crystal Growth*, vol. 311, pp. 2195-2198, 2009.
- [10] C. O. Chui, H. Kim; D. Chi, P.C. McIntyre, and K.C. Saraswat, "Nanoscale germanium MOS Dielectrics-part II: high-k gate dielectrics," *IEEE Trans. Electron Device*, vol. 53, no. 7, pp.1509-1516, 2006.
- [11] K. Tse and J. Robertson, "Defect passivation in HfO<sub>2</sub> gate oxide by fluorine," *Appl. Phys. Lett.*, vol. 89, pp. 142914, 2006
- [12] L. M. Terman, "An investigation of surface states at a silicon/silicon oxide interface employing metal-oxide-silicon diodes," *Solid-State Electron.*, vol. 5, pp. 285-299, 1962
- [13] Paskaleva, A. J. Bauer, M. Lemberger, et.al., "Different current conduction mechanisms through thin high-k Hf<sub>x</sub>Ti<sub>y</sub>Si<sub>z</sub>O films due to the varying Hf to Ti ratio," *J. Appl. Phys.* 95 (2004) 5583-5590