

# (Ultra-)Wide-Bandgap Heterogeneous Superjunction: Design, Performance limit, and Experimental Demonstration

Yuan Qin, Yunwei Ma, Ming Xiao, Matthew Porter, Florin Udrea, Han Wang, *Senior Member IEEE*, and Yuhao Zhang, *Senior Member IEEE*

**Abstract**—Superjunction (SJ) breaks the performance limit of conventional power devices via multidimensional electrostatic engineering. Following a commercial success in Si, it has been recently demonstrated in wide-bandgap (WBG) and ultra-wide bandgap (UWBG) semiconductors including SiC, GaN and  $\text{Ga}_2\text{O}_3$ . Different from the legacy SJ design based on native p-n junctions, the vertical SJ devices reported in GaN and  $\text{Ga}_2\text{O}_3$  were built on heterogenous junctions that comprise a foreign p-type material. This hetero-SJ is particularly promising for UWBG materials, in which bipolar doping is difficult. Here we comprehensively discuss the performance limit, design, and characteristics of the emerging hetero-SJ devices. After a generic performance limit analysis, we use the UWBG  $\text{Ga}_2\text{O}_3/\text{NiO}$  SJ diode as an example to showcase the design guideline, fabrication, and performance of hetero-SJ devices. The emphasis is placed on a self-align process to deposit p-NiO around n- $\text{Ga}_2\text{O}_3$  pillars and the impact of the p-NiO thickness inhomogeneity on the device breakdown voltage. Such process and device physics are uniquely relevant to hetero-SJ devices. The fabricated SJ diode achieves a breakdown voltage over 2 kV and a specific on-resistance of  $0.7 \text{ m}\Omega\cdot\text{cm}^2$ , the trade-off of which is among the best in kilovolt Schottky barrier diodes. These results provide key references for the future development of hetero-SJ devices in diverse material systems.

**Index Terms**— power electronics, wide-bandgap, ultra-wide bandgap, superjunction, GaN,  $\text{Ga}_2\text{O}_3$ , NiO, breakdown voltage

## I. INTRODUCTION

Power semiconductor devices, which have a market size over \$40 billion [1], are utilized as solid-state switches in power electronics systems. The overarching design target of a unipolar power device is to achieve a low specific on-resistance ( $R_{\text{ON,SP}}$ ), a high breakdown voltage ( $BV$ ), and a low switching power loss. The performance advance of power devices relies on innovations in semiconductor materials or device architectures, and ideally, their synergistic combinations. The use of wide-bandgap (WBG) and ultra-wide bandgap (UWBG) materials such as SiC, GaN,  $\text{Ga}_2\text{O}_3$ , AlN and diamond [2], [3], in conjunction with the multidimensional architectures such as superjunction, multi-channel and multi-gate [1], is the most

The Virginia Tech work was supported by the Office of Naval Research monitored by Lynn Petersen under Grant N000142112183, the National Science Foundation under Grants ECCS-2230412 and ECCS-2036740, and the Center for Power Electronics Systems Power Management Consortium.

Yuan Qin and Matthew Porter are with the Center of Power Electronics Systems, Virginia Tech, Blacksburg, VA, 24060, USA (email: yuanqin@vt.edu).

Yuhao Zhang was with the Center for Power Electronics Systems, Virginia Tech, Blacksburg, VA, USA and is now with the University of Hong Kong, Hong Kong, China (email: yuhzhang@hku.hk).




Fig. 1. Schematic of a unit-cell of (a) vertical homogeneous, symmetric SJ, (b) vertical heterogeneous, asymmetric SJ, and (c) lateral heterogeneous, asymmetric SJ. The lateral E-field in the vertical hetero-SJ is shown in (b).

promising pathway to improve the  $BV \sim R_{\text{ON,SP}}$  trade-off of unipolar power devices.

To date, superjunction (SJ) is arguably one of the most successful multidimensional power devices. It is built on the alternative p-type and n-type regions in charge balance (Fig. 1(a)), resulting in a net zero charge. Such zero charge enables a more uniform electric field (E-field), which is favorable for  $BV$  scaling with device length or depth, and allows for increasing the doping concentration in the n- or p-type region, whichever conducts current in the device on-state, to lower the  $R_{\text{ON,SP}}$  [4], [5]. Vertical SJ devices enable a  $R_{\text{ON,SP}}$  limit linearly increase with  $BV$ , which is superior to the  $R_{\text{ON,SP}} \propto BV^{2-2.6}$  limit of conventional 1-D devices. Lateral SJ devices, despite having a  $R_{\text{ON,SP}} \propto BV^2$  limit, can still outperform the 1-D counterparts due to the more uniform E-field and higher doping [5].

The SJ devices in Si have reached commercialization in the late 1990s [6], [7], and its market is now over \$1 billion [5]. On the other hand, the theoretical performance limit of SJ devices, regardless of the form factor, can be improved by deploying the materials with a higher  $\epsilon\mu E_c^{2-3}$ , where  $\epsilon$ ,  $\mu$ , and  $E_c$  is the permittivity, majority carrier mobility, and critical E-field, respectively [1]. This has motivated extensive research on developing SJ devices in WBG and UWBG materials. Since

Yunwei Ma was with Virginia Tech, Blacksburg, VA, 24060, USA and is now with Texas Instrument, Dallas, TX, 75243, USA.

Ming Xiao was with Virginia Tech, Blacksburg, VA, 24060, USA and is now with Xidian University, Xi'an, 710071, China.

Florin Udrea is with the Department of Engineering, University of Cambridge, CB2 1TN Cambridge, U.K.

Han Wang is with the Department of Electrical and Electronic Engineering, University of Hong Kong, Hong Kong, China.

TABLE I. ANALYTICAL EQUATIONS FOR  $R_{ON,SP}$ , FOM, AND OPTIMAL DESIGN OF VERTICAL AND LATERAL SUPERJUNCTIONS.

Type of device		$R_{ON,SP}$	FOM	$\alpha$ and optimal design
vertical homo SJ	symmetric	$\frac{BV}{\alpha\sqrt{1-\alpha^2}\mu_n\varepsilon_c E_c^2}d$	$\frac{BV}{R_{ON,SP}} = \frac{\alpha\sqrt{1-\alpha^2}\mu_n\varepsilon_n E_c^2}{d}$	$\frac{qN_D d}{2\varepsilon E_c} = \frac{1}{\sqrt{2}}$
	asymmetric, n-limited	$\frac{BV}{\alpha\sqrt{1-\alpha^2}\mu_n\varepsilon_n E_{cn}^2}d$	$\frac{BV}{R_{ON,SP}} = \frac{\alpha\sqrt{1-\alpha^2}\mu_n\varepsilon_n E_{cn}^2}{d}$	$\frac{qN_D \beta d}{\varepsilon_n E_{cn}} = \frac{1}{\sqrt{2}}$
vertical hetero SJ	asymmetric, p-limited	$\frac{BV}{\alpha\sqrt{1-\alpha^2}\mu_n\varepsilon_p E_{cp}^2}d$	$\frac{BV}{R_{ON,SP}} = \frac{\alpha\sqrt{1-\alpha^2}\mu_n\varepsilon_p E_{cp}^2}{d}$	$\frac{qN_D \beta d}{\varepsilon_p E_{cp}} = \frac{1}{\sqrt{2}}$
	asymmetric, n-limited	$\frac{BV^2}{\alpha(1-\alpha^2)\mu_n\varepsilon_n E_{cn}^3}$	$\frac{BV^2}{R_{ON,SP}} = \alpha(1-\alpha^2)\mu_n\varepsilon_n E_{cn}^3$	$\frac{qN_D \beta d}{\varepsilon_n E_{cn}} = \frac{1}{\sqrt{3}}$

2016-2018, vertical SiC SJ devices have been widely reported with the performance exceeding the 1-D SiC limit [8]–[14]. In 2022-2023, vertical SJ devices have also been demonstrated in GaN [15], [16] and  $\text{Ga}_2\text{O}_3$  [17]. Meanwhile, lateral SJ devices building on diverse forms of charge balance (e.g., impurity dopants and polarization) have been reported in GaN [18]–[23] and  $\text{Ga}_2\text{O}_3$  [24], [25] with the performance exceeding the 1-D lateral devices based on the respective material.

The legacy SJ devices in Si and SiC are built on native p-n junctions formed by epitaxial regrowth or ion implantation, or their combinations. Differently, heterogeneous p-n junctions were adopted in the recent demonstration of vertical SJs in GaN and  $\text{Ga}_2\text{O}_3$  [15]–[17]. This is due to the difficulties in selective-area p-type doping in GaN through either regrowth [26] or implantation [27], as well as the absence of effective p-type doping in  $\text{Ga}_2\text{O}_3$  [28]. Alternatively, a WBG p-type oxide, nickel oxide (NiO), was deployed to construct the hetero-SJs with n-GaN and n- $\text{Ga}_2\text{O}_3$ . The NiO was selected primarily due to its WBG (3.4~4 eV) and high  $E_c$  up to 3.8~6.3 MV/cm [29], tunable acceptor concentration ( $N_A$ ) from  $\sim 5 \times 10^{17} \text{ cm}^{-3}$  and  $> 10^{19} \text{ cm}^{-3}$  [29]–[31], and its capability to form non-leaky p-n junctions on non-planar GaN and  $\text{Ga}_2\text{O}_3$  structures. In addition, robust avalanche and surge current robustness have been demonstrated in  $\text{Ga}_2\text{O}_3/\text{NiO}$  heterojunction [32].

This new approach opens the door for implementing SJ in other UWBG materials beyond  $\text{Ga}_2\text{O}_3$ , which are all difficult to achieve the intrinsic bipolar doping [3]. For example, the n- $\text{Ga}_2\text{O}_3$ /p-diamond [33], [34] and n-GaN/p-diamond hetero-SJ devices [35] were recently proposed with simulations. However, several knowledge gaps stand between these device ideas and their development: 1) what are the performance limit and design guideline of hetero-SJ devices? 2) how to fabricate them? 3) are there process-induced non-ideal device characteristics?

Here we answer these questions based on the learnings from the development of hetero-SJs in GaN and  $\text{Ga}_2\text{O}_3$ . Due to the difficulties to precisely match the donor concentration ( $N_D$ ) and  $N_A$  in distinct materials, the hetero-SJ geometry is expected to be asymmetric (Fig. 1(b)–(c)). To this end, we first extend the SJ theory to the asymmetric hetero-SJ. We then use  $\text{Ga}_2\text{O}_3/\text{NiO}$  SJ diodes as a case study to illustrate the practical design procedure, self-align fabrication process, and device characteristics that are widely applicable to diverse hetero-SJ devices. In particular, the breakdown mechanism as modulated by charge imbalance and impacted by process non-idealities are analyzed. Note that, this article is considerably different from our prior conference paper [17] by discussing the theory and

experiments in a more generic manner; in comparison, [17] also contains circuit-test results of the  $\text{Ga}_2\text{O}_3/\text{NiO}$  hetero-SJ diode.

## II. PERFORMANCE LIMIT

Fig. 1(b) and (c) show the unit-cell schematic of a vertical and lateral hetero-SJ, respectively.  $d$  is the cell pitch, and  $\beta$  is the ratio between the n-pillar width and cell pitch ( $0 < \beta < 1$ ). Upon charge balance,  $\beta$  is determined by  $N_D$  and  $N_A$ .

$$\beta = N_A / (N_A + N_D) \quad (1)$$

The breakdown of hetero-SJ devices is limited by the n-type or p-type material with the lower  $\varepsilon E_c$ . The modeling below first considers the breakdown to be limited by the n-type material ( $\varepsilon_n E_{cn}$ ). For simplicity, the JFET effect and doping-dependent mobility are not considered. Their impacts can be applied to hetero-SJs similar to homogeneous SJs [36].

In the vertical SJ, as shown in Fig. 1(b), the peak lateral E-field in the n-type pillar,  $E_{xn}$ , is given by:

$$E_{xn} = \alpha E_{cn} = \frac{qN_D \beta d}{\varepsilon_n}, \quad (0 < \alpha < 1). \quad (2)$$

where  $\varepsilon_n$  is the permittivity of the n-type material,  $\alpha$  is the ratio between  $E_{xn}$  and  $E_c$ . The vertical E-field in the n-pillar,  $E_{yn}$ , is:

$$E_{yn} = E_{cn} \sqrt{1 - \alpha^2}. \quad (3)$$

The  $BV$  of the vertical SJ can be derived as:

$$BV = \frac{1}{2} \alpha E_{cn} \beta d + \frac{1}{2} \frac{\alpha E_{cn} \varepsilon_n}{\varepsilon_p} (1 - \beta) d + E_{yn} L \\ \approx E_{yn} L = E_{cn} L \sqrt{1 - \alpha^2}, \quad (4)$$

where  $\varepsilon_p$  is the permittivity of the p-type material and  $L$  is the SJ length. The ideal  $R_{ON,SP}$  of the SJ region can be written as

$$R_{ON,SP} = \frac{L}{qN_D \mu_n \beta}, \quad (5)$$

where  $\mu_n$  is the mobility of n-type material. From (2), (4) and (5), the figure-of-merit (FOM) of the vertical SJ is

$$FOM = \frac{BV}{R_{ON,SP}} = \frac{\alpha \sqrt{1 - \alpha^2} \mu_n \varepsilon_n E_{cn}^2}{d}, \\ \alpha = \frac{qN_D \beta d}{\varepsilon_n E_{cn}}. \quad (6)$$

Similarly, if the breakdown is limited by the p-type material, the FOM of the vertical SJ can be expressed as:

$$FOM = \frac{\alpha \sqrt{1 - \alpha^2} \mu_n \varepsilon_p E_{cp}^2}{d}, \\ \alpha = \frac{qN_D \beta d}{\varepsilon_p E_{cp}}. \quad (7)$$

The FOM of a lateral hetero-SJ is  $BV^2/R_{ON,SP}$ , which can be




Fig. 2. (a)  $R_{ON,SP}$ - $BV$  trade-off of ideal vertical homogeneous SJs based on WBG and UWBG materials for  $d$  ranging from 5  $\mu\text{m}$  to 0.5  $\mu\text{m}$ . The FOM of vertical hetero-SJ as a function of  $\beta$  for different  $d$ , for (b) GaN/NiO (c)  $\text{Ga}_2\text{O}_3/\text{NiO}$  hetero-SJs. (d) The FOM of lateral  $\text{Ga}_2\text{O}_3/\text{NiO}$  hetero-SJ as a function of  $\beta$  for different  $d$ . The  $E_c$  of GaN, NiO, and  $\text{Ga}_2\text{O}_3$  are assumed to be 3.5 MV/cm, 5 MV/cm, and 8 MV/cm, respectively. The  $d$  step is -0.4  $\mu\text{m}$  from 10 to 1  $\mu\text{m}$  and -0.1  $\mu\text{m}$  from 1 to 0.1  $\mu\text{m}$ .

written as (assuming the breakdown is limited by the n-type material):

$$FOM = \frac{BV^2}{R_{ON,SP}} = \alpha(1 - \alpha^2)\mu_n \varepsilon_n E_{cn}^3, \\ \alpha = \frac{qN_D \beta d}{\varepsilon_n E_{cn}}. \quad (8)$$

From (6)-(8), optimal design is attained when the parameter  $\alpha$  equals to  $1/\sqrt{2}$  and  $1/\sqrt{3}$  for the vertical and lateral SJs, respectively. The analytical models for  $R_{ON,SP}$ , FOM, and optimal design conditions of these hetero-SJs, in comparison with the homogeneous SJ, are summarized in Table I.

As a reference, Fig. 2(a) illustrates the  $R_{ON,SP}$  and  $BV$  trade-off of hypothetical SJ devices based on various WBG and UWBG materials, assuming the availability of an ideal, shallow-level bipolar doping in all these materials. The SJ performance limit of each material is a band that can be continuously improved by downscaling the cell pitch.

For a vertical asymmetric hetero-SJ based on the selected materials, its performance depends on three parameters,  $d$ ,  $\beta$  and  $N_D$  (or equivalently,  $d$ ,  $N_A$  and  $N_D$ ). In addition to optimal designs, the SJ performance in the sub-optimal regimes is also critical, as it determines the processing windows in the practical device fabrication. Here we consider a common case that a n-type epitaxial structure is pre-determined, i.e., a fixed  $N_D$ , and look into the geometrical modulation by both  $d$  and  $\beta$ .

Fig. 2(b)-(d) depict the SJ FOM as a function of  $\beta$  across various  $d$  for the vertical GaN/NiO, vertical  $\text{Ga}_2\text{O}_3/\text{NiO}$ , and lateral  $\text{Ga}_2\text{O}_3/\text{NiO}$  hetero-SJs, all with an exemplar  $N_D$  of  $2 \times 10^{17} \text{ cm}^{-3}$ . As the  $E_c$  of NiO is between that of GaN and  $\text{Ga}_2\text{O}_3$ , the GaN/NiO SJ and  $\text{Ga}_2\text{O}_3/\text{NiO}$  SJ represent the hetero-SJs in which the breakdown is limited by the n-type and p-type materials, respectively.

In vertical SJs with a fixed  $N_D$ , for each  $d$ , there exists an optimal  $\beta$  to maximize the FOM. The  $d$  downscaling not only improve the SJ FOM but also broaden the design window for  $\beta$ . For example, to achieve >80% of the max FOM, the allowable




Fig. 3. The practical design flow for the  $\text{Ga}_2\text{O}_3/\text{NiO}$  SJ device.

$\beta$  range expands at lower  $d$ , and the optimal  $\beta$  moves towards unity. This inverse relation between  $d$  and the  $\beta$  window suggests an inherent trade-off between the requirements of processing technologies (e.g., demanding lithography) and the precise control of doping concentration.

For a lateral hetero-SJ, as depicted in Fig. 2(d), the max FOM is independent of  $d$ . As  $d$  shrinks, the optimal  $\beta$  moves towards unity to meet the  $\alpha = 1/\sqrt{3}$  condition, suggesting a higher  $N_A$ . Similar to vertical hetero-SJ, the  $\beta$  window expands as  $d$  shrinks. For example, to achieve 80% of the max of FOM, the  $\beta$  window increases from 0.19~0.43 to 0.51~0.98 when  $d$  decreases from 10  $\mu\text{m}$  to 3.8  $\mu\text{m}$ . This suggests a similar trade-off between the accuracies required for thickness control and doping control.

Note here the superjunction models do not consider the dopant incomplete ionization, the dependence of mobility and critical electric field on doping concentration, as well as the contact resistance in practical devices. These factors could become significant for some UWBG materials such as AlN and diamond, in which the shallow dopant is still lacking. A recent study reveals the strong impact of the dopant energy level on the performance of 1-D power devices based on UWBG semiconductors [37], and such impact is also expected for UWBG superjunctions. Future work is needed to develop superjunction models that are aware of these material and device non-idealities.

### III. PRACTICAL DESIGN AND FABRICATION

In this section, we use the vertical  $\text{Ga}_2\text{O}_3/\text{NiO}$  SJ Schottky barrier diode (SBD) as a case study to illustrate the practical design guidelines for epitaxial structure and device geometries, as well as a self-aligned fabrication process.

#### A. Design procedure

The flowchart of the device and epi design is shown in Fig. 3. The  $d$  is first selected to be 2~3  $\mu\text{m}$  considering the lithography capabilities in a university cleanroom and the controllability to etch high aspect ratio trenches with a target depth of 6~7  $\mu\text{m}$ . The second constraint is the available  $N_A$  range of p-NiO. Our prior work has found that the  $N_A$  of NiO can be tuned by the oxygen partial pressure in magnetron sputtering, i.e.,  $\sim 8 \times 10^{17}$ ,  $\sim 1.5 \times 10^{18}$ ,  $\sim 2 \times 10^{18}$  and  $\sim 10^{19} \text{ cm}^{-3}$  under four different Ar:O<sub>2</sub> gas flow ratios (pure Ar, 20:1, 8:1 and 2:1), with the resistivity of 84, 6.9, 0.53 and  $\sim 10^{-3} \Omega \cdot \text{m}$ , respectively [29]. Here we select  $N_A$  of  $1.5 \times 10^{18} \text{ cm}^{-3}$ , which is close to the lower end and maintains considerable conductivity. Note that NiO conductivity is not critical for the SJ conduction, as all current is flowing in the n-pillar; however, a very low conductivity may lead to resistive loss during the hole removal and supply when the device is switched off and on [38].




Fig. 4. (a) Schematic of the practical  $\text{Ga}_2\text{O}_3/\text{NiO}$  hetero-SJ structure with the n-pillar spacing much larger than the sidewall p-material thickness. (b) Modeled  $\text{Ga}_2\text{O}_3/\text{NiO}$  hetero-SJ FOM and  $BV$  as a function of  $w_n$ .  $L=6.5 \mu\text{m}$ .

Once  $N_A$  and  $d$  are determined,  $N_D$  can be calculated to be  $1.2 \times 10^{17} \text{ cm}^{-3}$  from  $\alpha = 1/\sqrt{2}$  and eqns. (7) and (1), assuming the SJ breakdown is limited by  $\text{NiO}$  with an  $E_c$  of  $\sim 5 \text{ MV/cm}$ . This  $N_D$  is at least 10 times higher than the usual value used in 1-D vertical  $\text{Ga}_2\text{O}_3$  devices, showcasing the key feature of SJ. Based on this target  $N_D$ , a bi-layer  $\text{Ga}_2\text{O}_3$  epitaxy comprising a  $10 \mu\text{m}$  n- $\text{Ga}_2\text{O}_3$  drift region for SJ fabrication and a  $0.5 \mu\text{m}$  n- $\text{Ga}_2\text{O}_3$  cap layer is grown on 2-inch (001) n<sup>+</sup>- $\text{Ga}_2\text{O}_3$  substrate by Novel Crystal Technology, Inc. The lowly-doped cap layer is designed to lower the tunneling leakage current of the Schottky contact. The electrochemical C-V tests reveal a net  $N_D$  of  $10^{16}$  and  $2 \times 10^{17} \text{ cm}^{-3}$  in the as-grown n<sup>+</sup>- $\text{Ga}_2\text{O}_3$  and n- $\text{Ga}_2\text{O}_3$  layers, respectively. Note that, a similar design process was employed for our prior  $\text{GaN}/\text{NiO}$  hetero-SJ diodes [15], [16]. From the same  $N_A$  and  $d$ , the target  $N_D$  ( $\sim 7 \times 10^{16} \text{ cm}^{-3}$ ) used in the epi growth is calculated from  $\alpha = 1/\sqrt{2}$  and eqns. (6) and (1). The only distinction is the breakdown is assumed to be limited by  $\text{GaN}$  instead of  $\text{NiO}$ .

The large discrepancy between the determined  $N_D$  and  $N_A$  suggests the hetero-SJ is strongly asymmetric. In theory, the widths of n-pillars and p-pillars can be readily calculated, which, however, can be complicated by another processing issue. Our prior work found the  $\text{NiO}$  deposition rate at the planar surface is higher than that at the trench sidewall, leading to the risk of early  $\text{NiO}$  coalescence at the top of trench, which prevents the further  $\text{NiO}$  deposition onto the pillar sidewall [15]. To address this challenge, a  $\text{Ga}_2\text{O}_3$  pillar spacing ( $S$ ) much higher than the target  $\text{NiO}$  sidewall thickness ( $w_p$ ) is needed. As shown in Fig. 4(a), the device  $R_{ON,SP}$  is modified as

$$R_{ON,SP} = \frac{L}{qN_D\mu_n} \frac{w_n + S}{w_n} \quad (9)$$

where  $w_n = 2\beta d$  is the n- $\text{Ga}_2\text{O}_3$  pillar width. This modification makes the optimal  $w_n$  less explicit and unable to be directly calculated from an optimal  $\alpha$  value. Instead, (9) is combined with the adapted (2) and (3) for  $\text{NiO}$  to numerically calculate the SJ FOM as a function of  $w_n$ . Here, a constant  $S$  of  $1.5 \mu\text{m}$  is adopted from the processing experience. As shown in Fig. 4(b), the calculation results suggest a continuous drop of  $BV$  with the increased  $w_n$  but a max FOM at an optimal  $w_n$  of  $\sim 1.6 \mu\text{m}$ . A  $w_n$  window of  $1\text{--}2 \mu\text{m}$  is determined from Fig. 4(b) and adopted in the mask design.

### B. Self-aligned fabrication process

The homogenous SJs are primarily fabricated in two methods: 1) multi-cycles of epitaxy and ion implantation, and 2) trench-filling regrowth. For  $\text{NiO}$ -based hetero-SJs, a new fabrication process similar to trench-filling regrowth has been established, which conformally sputters  $\text{NiO}$  into deep trenches at room temperature [16], [17]. A challenge of this process is the removal of  $\text{NiO}$  deposited on the top surface, which is essential to expose the n-type material for contact formation. The dry etch of  $\text{NiO}$  is known to be difficult, and a precise lithography alignment to n-pillars is also challenging. Alternatively, the chemical mechanical polishing is widely used in removing the overgrown material in the trench-filling regrowth process [14]. However, it suffers from an inaccurate thickness control and may not be suitable for removing the relatively thin  $\text{NiO}$ .

Here we demonstrate a self-aligned, dry-etch-free, lithography-free process to sputter  $\text{NiO}$  and remove the  $\text{NiO}$  cap. Fig. 5 shows the main steps to fabricate a  $\text{Ga}_2\text{O}_3/\text{NiO}$  hetero-SJ SBD. A thick  $\text{SiO}_2$  layer is first deposited, followed by the deposition of hard mask. The  $\text{Ga}_2\text{O}_3$  pillars are formed by dry etching. Steps #4, #6, and #7 show the self-align process. An undercut in the  $\text{SiO}_2$  is generated by a timed BOE wet etch. After the conformal  $\text{NiO}$  sputtering under an  $\text{Ar}/\text{O}_2$  flow rate of  $58/3 \text{ sccm}$  (and other conditions identical to [29]), a long rinse in BOE lifts off the p- $\text{NiO}$  cap. For this process, the width ( $w$ ) and height ( $h$ ) of the  $\text{SiO}_2$  undercut are critical. Sufficient  $w$  and  $h$  are required to enable the lift-off process. Nonetheless, an increased  $w$  may result in excessive coverage of p-type material atop the n-pillars, elevating the device  $R_{ON,SP}$ ; in addition, a larger  $h$  could induce stress and cause the entire  $\text{SiO}_2$  layer to




Fig. 5. Main steps in the fabrication process of the hetero-SJ SBD. The process highlights a self-aligned  $\text{NiO}$  cap removal (step #7) using the  $\text{SiO}_2$  with undercut produced in step #4. The insets of steps #4 and #6 show the enlarged view of the undercut before and after the p-type material deposition.




Fig. 6. (a) I-V and (b) C-V characteristics of different photoresists with two thicknesses. The schematic of the test structure is shown in the inset of (a). (c) Summary of the extracted dielectric breakdown field and dielectric constant as well as the process compatibilities of different photoresists.




Fig. 7. (a) 3D schematic of the vertical Ga<sub>2</sub>O<sub>3</sub> hetero-SJ SBD. (b) SEM image of the Ga<sub>2</sub>O<sub>3</sub> pillars after the self-align NiO deposition and cap removal. Cross-sectional SEM images of the (c) top and (d) bottom SJ regions.

delaminate in step #4. In our process, the  $w$  and  $h$  are optimized to be about 200 nm and 500-1000 nm, respectively. The BOE etch time in steps #4 and #7 is 30 s and 10 min, respectively.

Deep plasma dry etching and sputtering of NiO can induce sidewall surface damage, leading to the formation of surface charges at the NiO/Ga<sub>2</sub>O<sub>3</sub> interface. These interface charges present significant challenges for both the design and performance assessment of SJ devices. Such charges could disrupt the charge balance within the SJ drift region and induce parasitic leakage currents and premature breakdown. Additionally, the design tolerances for pillar width and doping concentration could also be constrained. Therefore, interface charges should be considered for the design optimization and minimized in the device fabrication. In this study, post-annealing at 275°C in an N2 atmosphere was performed in step #8 to reduce the interface charges.

As the  $S$  is designed to be much larger than  $w_p$  to avoid the surface NiO coalescence, a spacing is left in the trench after the NiO sputter. This spacing region needs to be effectively filled, as it would see high E-field (more specifically,  $E_y$ ) in the device blocking state. While various dielectrics can be deployed for this passivation, here we show an easy filling process using the photoresist (PR). This process is similar to that previously developed for the power FinFET fabrication [39]–[41]. A thick PR is first blanketedly coated to fill all trench spacings and cover




Fig. 8. (a) Forward I-V characteristics (semi-log and linear scales) and (b) extracted differential  $R_{ON,SP}$  of the Ga<sub>2</sub>O<sub>3</sub>/NiO hetero-SJ SBD with  $w_n$  of 1.6  $\mu$ m and  $w_p$  of 104 nm.




Fig. 9. (a) Reverse I-V characteristics of the Ga<sub>2</sub>O<sub>3</sub>/NiO hetero-SJ SBDs with  $w_n$  of 1-2  $\mu$ m and an identical  $w_p$ =104 nm. (b) The  $BV$  as a function of charge imbalance percentage for the SJ-SBDs with six  $w_n$  (1-2  $\mu$ m).

the wafer surface, followed by a timed planarization etch in O<sub>2</sub> plasma until the top surface of n-pillars are exposed.

Though the E-field in PR is expected to be lower than that in the SJ, a high  $\epsilon E_c$  is desirable for the PR material. To this end, we measure the breakdown field ( $E_B$ ) and  $\epsilon$  of several candidate PRs including the SF13, nLOF 2020, and SU8 2002. A test structure consisting of a top metal contact and a PR layer on an n<sup>++</sup>-Si wafer is used for such measurement. For each PR, two test structures with different PR thickness are fabricated, i.e., 1.92/3.6  $\mu$ m, 1.65/2.35  $\mu$ m, and 1.47/2.42  $\mu$ m for SF13, nLOF 2020, and SU8 2002, respectively. Fig. 6(a) and (b) show the I-V and C-V characteristics of these six test structures. The measured  $E_B$  and  $\epsilon$  of three PRs are summarized in Fig. 6(c). The nLOF shows the highest  $\epsilon E_B$  value. Furthermore, nLOF and SU8 can survive the acetone and developer used in the final anode lift-off. In addition, nLOF can be removed by AZ400T, which does not attack NiO, allowing the rework to be flexible performed for this step. Considering these factors, the nLOF 2020 has been selected for our device fabrication.

Fig. 7(a) shows the schematic of the fabricated Ga<sub>2</sub>O<sub>3</sub>/NiO hetero SJ SBD. The SJ length,  $L$ , is about 6.5  $\mu$ m. A metal stack of Ni/Au/Ti/Ag is used for the anode, which forms an Ohmic contact to NiO and a Schottky contact to Ga<sub>2</sub>O<sub>3</sub>. The Ohmic to NiO guarantees fast hole extraction and supply. Fig. 7(b) shows the scanning electron microscopy (SEM) image after the self-align process, confirming the removal of NiO caps and the exposure of Ga<sub>2</sub>O<sub>3</sub> surface. Fig. 7(c) and (d) show the cross-sectional SEM images of the Ga<sub>2</sub>O<sub>3</sub> pillar in the top and bottom regions, respectively. As the NiO deposition rate at the planar surface is higher than the vertical sidewall, the NiO thickness at the sidewall is found to slightly decrease in the top  $\sim$ 2  $\mu$ m and keep constant ( $w_p$  $\sim$ 104 nm) in the remaining  $\sim$ 4.5  $\mu$ m. The NiO thickness at the trench bottom is  $\sim$ 200 nm, suggesting a deposition rate about 2 times higher than that at the sidewall.




Fig. 10. Simulated E-field contour of the Ga<sub>2</sub>O<sub>3</sub>/NiO hetero-SJ SBDs with different  $w_n$  of 1-2  $\mu\text{m}$  and an identical sidewall  $w_p$  of 104 nm at -1500 V. The peak E-fields at the trench corner and the n-pillar top are marked.




Fig. 11. The evolution of the simulated E-fields at point A (trench corner) and point B (n-pillar top) for varying NiO thicknesses at the trench bottom.  $w_p$  ranges from 1  $\mu\text{m}$  to 2  $\mu\text{m}$ .  $w_n = 1.6 \mu\text{m}$ . The dashed arrow shows the highest E-field in the device structure.

### C. Device characteristics

Fig. 8 shows the on-state *I-V* characteristics and the extracted differential  $R_{\text{ON,SP}}$  of the fabricated Ga<sub>2</sub>O<sub>3</sub>/NiO hetero-SJ SBD. The  $w_n$  is 1.6  $\mu\text{m}$  and  $w_p$  is 104 nm. Current density and  $R_{\text{ON,SP}}$  are normalized to the entire anode area. The SJ SBD shows a turn-on voltage of 1 V, an on/off ratio of 10<sup>9</sup>, and a minimum differential  $R_{\text{ON,SP}}$  is 0.7  $\text{m}\Omega\cdot\text{cm}^2$ .

Fig. 9(a) shows the reverse characteristics of the hetero-SJ SBDs with various  $w_n$  and an identical  $w_p$  of 104 nm. The  $BV$  initially rises with an increase  $w_n$ , surpassing 1500 V at  $w_n$  of 1.6  $\mu\text{m}$ , subsequently declining with larger  $w_n$  values. This showcases the modulation effect of charge balance on  $BV$ . The  $BV$  as a function of the calculated charge imbalance percentage is shown in Fig. 9(b). While the highest  $BV$  is achieved near the charge balance condition, the  $BV$  trends in the n-excessive and p-excessive regimes show an asymmetric pattern, which is different from the ideal SJ theory. This phenomenon, as well as the  $BV$  of hetero-SJ devices with two additional  $w_p$  of 90 and 120 nm, will be discussed in the next Section.




Fig. 12. (a) Reverse I-V characteristics of the Ga<sub>2</sub>O<sub>3</sub>/NiO hetero-SJ SBDs with  $w_n$  of 1-2  $\mu\text{m}$  and various  $w_p$  (90/104/120 nm). (b)  $BV$  box plot as a function of  $w_n$  for various  $w_p$ . (c) The  $BV$  as a function of charge imbalance percentage for the SJ SBDs with different  $w_p$ . Evolution of the simulated E-fields at the n-pillar top and at the trench corner for the SJ SBDs with (d)  $w_p=90$  nm, (e)  $w_p=104$  nm, and (f)  $w_p=120$  nm.

### IV. BREAKDOWN MECHANISM

TCAD simulations are employed to explore the breakdown locations in the Ga<sub>2</sub>O<sub>3</sub>/NiO hetero-SJ SBD under various charge (un)balance conditions. The simulation model is based on [31], [32]. Fig. 10 shows the simulated E-field contours of the hetero-SJ SBDs with different  $w_n$  at reverse bias of 1500 V. The NiO thickness at the sidewall and trench bottom are 104 and 200 nm, respectively. As  $w_n$  increases, the peak E-field is initially located at the trench corner (point #A) when the SJ is p-excessive, and it transitions to the top region of the n-pillar (point #B) when the SJ is n-excessive. Note that point #B can be either near the sidewall junction or in the middle of the n-pillar, depending on the degree of n-type excess charges. Since the breakdown is determined by these two points when the  $w_n$  is smaller and larger than the charge-balance condition, the sensitivity of the peak E-field on  $w_n$  at respective location determines the  $BV_{w_n}$  relation under n-excessive and p-excessive conditions.

Fig. 11 shows the simulated E-fields at points #A and #B as a function of  $w_n$  for various NiO thickness at the trench bottom. The thicker NiO at the trench bottom is found to elevate the E-field at point #A, which could result in a faster drop of  $BV$  when the SJ is under p-excessive condition. On the other hand, the peak E-field at point #B is nearly independent of the NiO thickness at the trench bottom, suggesting the weak impact of this thickness on  $BV$  when the SJ is under the n-excessive condition. Such non-universal impact on  $BV$  is an important cause of the observed asymmetric pattern in the plot of  $BV$  versus charge imbalance percentage shown in Fig. 9.

The  $BV$  pattern on  $w_n$  or charge imbalance percentage is also impacted by  $w_p$ . Fig. 12(a) shows the reverse I-V characteristics




Fig. 13. Differential  $R_{ON,SP}$  vs.  $BV$  of our  $Ga_2O_3$  SJ SBD and the state-of-the-art 1000-4000V  $Ga_2O_3$ , SiC and GaN superjunction power diodes.

of devices with different  $w_p$  of 90, 104, and 120 nm and the  $w_n$  ranging from 1 to 2  $\mu\text{m}$  for each  $w_p$ . The NiO thickness at the trench bottom is about twice of each  $w_p$ . The box plot of  $BVs$  as a function of  $w_n$  for three  $w_p$  is shown in Fig. 12(b), in which the data of five devices are included for each condition to show the statistical significance. These  $BV$  data are replotted versus the charge imbalance percentage in Fig. 12(c). At  $w_p = 120$  nm and  $w_n = 1.8 \mu\text{m}$ , the  $BV$  of several devices reaches 2000 V. The slope of  $BV$  versus  $w_n$  is found to differ for different  $w_p$ , and the slope could be asymmetric in the n- and p-excessive regimes for the same  $w_p$ .

Fig. 12(d) shows the evolution of the simulated peak E-fields at the points #A and #B when  $w_n$  increases from 1  $\mu\text{m}$  to 2  $\mu\text{m}$  in the devices with three  $w_p$ . For each  $w_p$ , the simulated critical  $w_n$  when two peak E-fields become comparable agrees with the one at which the experimental  $BV$  is the highest. In addition, from the simulation, it can be seen that, for the device with  $w_p = 120$  nm, the  $w_n$  of 1.8  $\mu\text{m}$  is near optimal as the two peak E-fields almost equalize; however, for the devices with  $w_p = 90$  nm and 104 nm, an optimal  $w_n$  will exist between 1.2 and 1.4  $\mu\text{m}$  and between 1.4 and 1.6  $\mu\text{m}$ , respectively. This may be the reason why the experimental  $BV$  of devices with  $w_p = 120$  nm and  $w_n = 1.8 \mu\text{m}$  is higher than that of devices with  $w_p = 90$  nm and  $w_n = 1.4 \mu\text{m}$  and devices with  $w_p = 104$  nm and  $w_n = 1.6 \mu\text{m}$ . Experimental devices with the denser  $w_n$  variations could possibly reach the true charge balance condition and achieve higher  $BV$  for devices with  $w_p$  of 90 and 104 nm. Furthermore, the observed fluctuations in  $BV$  across different  $w_p$  values may also be attributed to the non-uniform NiO thickness on the sidewalls in the fabricated device.

Finally, the simulation can provide a better understanding of the  $BV$  patterns for different  $w_p$  as shown in Fig. 12(c). In the p-excessive condition (i.e., insufficient  $w_n$ ), simulation reveals that the device with  $w_p = 90$  nm shows the smallest slope in the dependence of the peak E-field at trench corner on  $w_n$ , which can explain the slowest  $BV$  drop with the exacerbated p-charge imbalance (i.e., lower  $w_n$ ) for this  $w_p$ . Considering the results in Fig. 11, this slower  $BV$  drop originates from the thinner NiO thickness at the trench bottom in the device with the smaller  $w_p$ .

## V. BENCHMARK AND CONCLUSION

Fig. 13 benchmarks the differential  $R_{ON,SP}$  and  $BV$  trade-off of our device and the state-of-the-art 1000-4000 V SJ power diodes reported in WBG and UWBG semiconductors [9], [12],

[15], [19], [25], [42]–[44]. The  $Ga_2O_3$ /NiO hetero-SJ SBD shows one of the best performances in these SJ diodes, and its performance approaches the 1-D GaN limit. It also features a low  $V_{ON}$  of 1 V, which is only slightly higher than the lateral GaN diodes but lower than all other SJ diodes compared here. The performance limits of SiC, GaN and  $Ga_2O_3$  based SJ with a cell pitch of  $\sim 2 \mu\text{m}$  are also plotted assuming a practical  $E_C$  of 2.8 MV/cm, 3.2 MV/cm, and 6 MV/cm, respectively. The experimental device performance is still far from the SJ limit, suggesting a large room for further improvement.

In summary, this article presents a systematic discussion on the performance limits, practical design guidelines, fabrication, and experimental characteristics of hetero-SJ devices. A  $Ga_2O_3$ /NiO hetero-SJ SBD is employed as a case study. A self-aligned process is developed for depositing p-type materials onto the n-pillar sidewalls and removing the p-type cap layers without the need for demanding lithography and dry etch. The  $BV$  of the hetero-SJ devices are found to be determined by the p-type material at the trench bottom region and the n-pillar top region under the p-excessive and n-excessive conditions, respectively. The thickness inhomogeneity of p-type material at the sidewall and trench bottom could lead to an asymmetric pattern for the  $BV$ 's dependence on the charge imbalance percentage. These results provide critical reference for developing SJ devices in diverse material systems.

## ACKNOWLEDGEMENT

We thank collaborations with Kai Cheng from Enkris Semiconductor, Kohei Sasaki and Chia-Hung Lin from Novel Crystal Technology, Marko Tadjer and Joseph Spencer from Naval Research Laboratory, Zhonghao Du and Hongming Zhang from University of Southern California, as well as Ivan Kravchenko, Dayrl P Briggs, and Dale K Hensley from Oak Ridge National Laboratory. The Virginia Tech authors also thank the collaboration with Silvaco for device simulations.

## REFERENCES

- [1] Y. Zhang, F. Udrea, and H. Wang, "Multidimensional device architectures for efficient power electronics," *Nat. Electron.*, vol. 5, no. 11, pp. 723–734, Nov. 2022, doi: 10.1038/s41928-022-00860-5.
- [2] A. Q. Huang, "Power Semiconductor Devices for Smart Grid and Renewable Energy Systems," *Proc. IEEE*, vol. 105, no. 11, pp. 2019–2047, Nov. 2017, doi: 10.1109/JPROC.2017.2687701.
- [3] J. Y. Tsao, S. Chowdhury, M. A. Hollis, D. Jena, N. M. Johnson, K. A. Jones, R. J. Kaplar, S. Rajan, C. G. Van de Walle, E. Bellotti, C. L. Chua, R. Collazo, M. E. Coltrin, J. A. Cooper, K. R. Evans, S. Graham, T. A. Grotjohn, E. R. Heller, M. Higashiwaki, M. S. Islam, P. W. Juodawlkis, M. A. Khan, A. D. Koehler, J. H. Leach, U. K. Mishra, R. J. Nemanich, R. C. N. Pilawa-Podgurski, J. B. Shealy, Z. Sitar, M. J. Tadjer, A. F. Witulski, M. Wraback, and J. A. Simmons, "Ultrawide-Bandgap Semiconductors: Research Opportunities and Challenges," *Adv. Electron. Mater.*, vol. 4, no. 1, p. 1600501, 2018, doi: 10.1002/aelm.201600501.
- [4] T. Fujihira, "Theory of semiconductor superjunction devices," *Jpn. J. Appl. Phys.*, vol. 36, no. 10R, p. 6254, 1997, doi: 10.1143/JJAP.36.6254.
- [5] F. Udrea, G. Deboy, and T. Fujihira, "Superjunction Power Devices, History, Development, and Future Prospects," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 720–734, Mar. 2017, doi: 10.1109/TED.2017.2658344.
- [6] L. Lorenz, G. Deboy, A. Knapp, and M. Marz, "COOLMOS/sup TM/-a new milestone in high voltage power MOS," in *11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No. 99CH36312)*, IEEE, 1999, pp. 3–10, doi: 10.1109/ISPSD.1999.764028.

[7] G. Deboy, N. Marz, J.-P. Stengl, H. Strack, J. Tihanyi, and H. Weber, "A new generation of high voltage MOSFETs breaks the limit line of silicon," in *International Electron Devices Meeting 1998. Technical Digest (Cat. No. 98CH36217)*, IEEE, 1998, pp. 683–685, doi: 10.1109/IEDM.1998.746448.

[8] X. Zhong, B. Wang, and K. Sheng, "Design and experimental demonstration of 1.35 kV SiC super junction Schottky diode," in *2016 28th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, Jun. 2016, pp. 231–234, doi: 10.1109/ISPSD.2016.7520820.

[9] B. Wang, H. Wang, C. Wang, N. Ren, Q. Guo, and K. Sheng, "Design and fabrication of 1.92 kV 4H-SiC super-junction SBD with wide-trench termination," *IEEE Trans. Electron Devices*, vol. 68, no. 11, pp. 5674–5681, 2021, doi: 10.1109/TED.2021.3109107.

[10] T. Masuda, Y. Saito, T. Kumazawa, T. Hatayama, and S. Harada, "0.63 mΩ·cm<sup>2</sup>/1170 V 4H-SiC Super Junction V-Groove Trench MOSFET," in *2018 IEEE international electron devices meeting (IEDM)*, IEEE, 2018, p. 8.1. 1-8.1. 4, doi: 10.1109/IEDM.2018.8614610.

[11] S. Harada, Y. Kobayashi, S. Kyogoku, T. Morimoto, T. Tanaka, M. Takei, and H. Okumura, "First Demonstration of Dynamic Characteristics for SiC Superjunction MOSFET Realized using Multi-epitaxial Growth Method," in *2018 IEEE International Electron Devices Meeting (IEDM)*, Dec. 2018, p. 8.2.1-8.2.4. doi: 10.1109/IEDM.2018.8614670.

[12] R. Ghandi, C. Hitchcock, S. Kennerly, M. Torky, and T. P. Chow, "Scalable ultrahigh voltage SiC superjunction device technologies for power electronics applications," in *2022 International Electron Devices Meeting (IEDM)*, IEEE, 2022, p. 9.1. 1-9.1. 4, doi: 10.1109/IEDM45625.2022.10019368.

[13] M. Baba, T. Tawara, T. Morimoto, S. Harada, M. Takei, and H. Kimura, "Ultra-Low Specific on-Resistance Achieved in 3.3 kV-Class SiC Superjunction MOSFET," in *2021 33rd International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, May 2021, pp. 83–86, doi: 10.23919/ISPSD50666.2021.9452273.

[14] R. Kosugi, S. Ji, K. Mochizuki, K. Adachi, S. Segawa, Y. Kawada, Y. Yonezawa, and H. Okumura, "Breaking the Theoretical Limit of 6.5 kV-Class 4H-SiC Super-Junction (SJ) MOSFETs by Trench-Filling Epitaxial Growth," in *2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, May 2019, pp. 39–42, doi: 10.1109/ISPSD.2019.8757632.

[15] M. Xiao, Y. Ma, Z. Du, Y. Qin, K. Liu, K. Cheng, F. Udrea, A. Xie, E. Beam, B. Wang, J. Spencer, M. Tadjer, T. Anderson, H. Wang, and Y. Zhang, "First Demonstration of Vertical Superjunction Diode in GaN," in *2022 International Electron Devices Meeting (IEDM)*, Dec. 2022, p. 35.6.1-35.6.4. doi: 10.1109/IEDM45625.2022.10019405.

[16] Y. Ma, M. Porter, Y. Qin, J. Spencer, Z. Du, M. Xiao, Y. Wang, I. Kravchenko, D. P. Briggs, D. K. Hensley, F. Udrea, M. Tadjer, H. Wang, and Y. Zhang, "1 kV Self-Aligned Vertical GaN Superjunction Diode," *IEEE Electron Device Lett.*, vol. 45, no. 1, pp. 12–15, Jan. 2024, doi: 10.1109/LED.2023.3332855.

[17] Y. Qin, M. Porter, M. Xiao, Z. Du, H. Zhang, Y. Ma, J. Spencer, B. Wang, Q. Song, and K. Sasaki, "2 kV, 0.7 mΩ·cm<sup>2</sup> Vertical Ga<sub>2</sub>O<sub>3</sub> Superjunction Schottky Rectifier with Dynamic Robustness," in *2023 International Electron Devices Meeting (IEDM)*, IEEE, 2023, pp. 1–4, doi: 10.1109/IEDM45741.2023.10413795.

[18] H. Ishida, D. Shibata, H. Matsuo, M. Yanagihara, Y. Uemoto, T. Ueda, T. Tanaka, and D. Ueda, "GaN-based natural super junction diodes with multi-channel structures," in *Electron Devices Meeting, 2008. IEDM 2008. IEEE International*, Dec. 2008, pp. 1–4, doi: 10.1109/IEDM.2008.4796636.

[19] V. Unni, H. Long, M. Sweet, A. Balachandran, E. S. Narayanan, A. Nakajima, and H. Kawai, "2.4 kV GaN polarization superjunction Schottky barrier diodes on semi-insulating 6H-SiC substrate," in *2014 IEEE 26th International Symposium on Power Semiconductor Devices & IC's (ISPSD)*, IEEE, 2014, pp. 245–248, doi: 10.1109/ISPSD.2014.6856022.

[20] A. Nakajima, Y. Sumida, M. H. Dhyani, H. Kawai, and E. M. S. Narayanan, "GaN-Based Super Heterojunction Field Effect Transistors Using the Polarization Junction Concept," *IEEE Electron Device Lett.*, vol. 32, no. 4, pp. 542–544, Apr. 2011, doi: 10.1109/LED.2011.2105242.

[21] M. Xiao, Y. Ma, K. Liu, K. Cheng, and Y. Zhang, "10 kV, 39 mΩ·cm<sup>2</sup> Multi-Channel AlGaN/GaN Schottky Barrier Diodes," *IEEE Electron Device Lett.*, vol. 42, no. 6, pp. 808–811, Jun. 2021, doi: 10.1109/LED.2021.3076802.

[22] M. Xiao, Y. Ma, Z. Du, V. Pathirana, K. Cheng, A. Xie, E. Beam, Y. Cao, F. Udrea, H. Wang, and Y. Zhang, "Multi-Channel Monolithic-Cascade HEMT (MC<sup>2</sup>-HEMT): A New GaN Power Switch up to 10 kV," in *2021 IEEE International Electron Devices Meeting (IEDM)*, Dec. 2021, p. 5.5.1-5.5.4, doi: 10.1109/IEDM19574.2021.9720714.

[23] S.-W. Han, J. Song, M. Sadek, A. Molina, M. A. Ebrish, S. E. Mohnay, T. J. Anderson, and R. Chu, "12.5 kV GaN Super-Heterojunction Schottky Barrier Diodes," *IEEE Trans. Electron Devices*, vol. 68, no. 11, pp. 5736–5741, Nov. 2021, doi: 10.1109/TED.2021.3111543.

[24] Y. Qin, M. Xiao, M. Porter, Y. Ma, J. Spencer, Z. Du, A. G. Jacobs, K. Sasaki, H. Wang, M. Tadjer, and Y. Zhang, "10-kV Ga<sub>2</sub>O<sub>3</sub> Charge-Balance Schottky Rectifier Operational at 200 °C," *IEEE Electron Device Lett.*, vol. 44, no. 8, pp. 1268–1271, Aug. 2023, doi: 10.1109/LED.2023.3287887.

[25] S. Roy, A. Bhattacharyya, C. Peterson, and S. Krishnamoorthy, "β-Ga<sub>2</sub>O<sub>3</sub> Lateral High-Permittivity Dielectric Superjunction Schottky Barrier Diode With 1.34 GW/cm<sup>2</sup> Power Figure of Merit," *IEEE Electron Device Lett.*, vol. 43, no. 12, pp. 2037–2040, 2022, doi: 10.1109/LED.2022.3216302.

[26] M. Xiao, X. Yan, J. Xie, E. Beam, Y. Cao, H. Wang, and Y. Zhang, "Origin of leakage current in vertical GaN devices with nonplanar regrown p-GaN," *Appl. Phys. Lett.*, vol. 117, no. 18, p. 183502, Nov. 2020, doi: 10.1063/5.0021374.

[27] T. Narita, H. Yoshida, K. Tomita, K. Kataoka, H. Sakurai, M. Horita, M. Bockowski, N. Ikarashi, J. Suda, T. Kachi, and Y. Tokuda, "Progress on and challenges of p-type formation for GaN power devices," *J. Appl. Phys.*, vol. 128, no. 9, p. 090901, Sep. 2020, doi: 10.1063/5.0022198.

[28] J. A. Spencer, A. L. Mock, A. G. Jacobs, M. Schubert, Y. Zhang, and M. J. Tadjer, "A review of band structure and material properties of transparent conducting and semiconducting oxides: Ga<sub>2</sub>O<sub>3</sub>, Al<sub>2</sub>O<sub>3</sub>, In<sub>2</sub>O<sub>3</sub>, ZnO, SnO<sub>2</sub>, CdO, NiO, CuO, and Sc<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Rev.*, vol. 9, no. 1, p. 011315, Mar. 2022, doi: 10.1063/5.0078037.

[29] Y. Ma, Y. Qin, M. Porter, J. Spencer, Z. Du, M. Xiao, B. Wang, Y. Wang, A. G. Jacobs, and H. Wang, "Wide-Bandgap Nickel Oxide with Tunable Acceptor Concentration for Multidimensional Power Devices," *Adv. Electron. Mater.*, p. 2300662, 2023, doi: 10.1002/aelm.202300662.

[30] B. Wang, M. Xiao, J. Spencer, Y. Qin, K. Sasaki, M. J. Tadjer, and Y. Zhang, "2.5 kV Vertical Ga<sub>2</sub>O<sub>3</sub> Schottky Rectifier With Graded Junction Termination Extension," *IEEE Electron Device Lett.*, vol. 44, no. 2, pp. 221–224, Feb. 2023, doi: 10.1109/LED.2022.3229222.

[31] M. Xiao, B. Wang, J. Spencer, Y. Qin, M. Porter, Y. Ma, Y. Wang, K. Sasaki, M. Tadjer, and Y. Zhang, "NiO junction termination extension for high-voltage (> 3 kV) Ga<sub>2</sub>O<sub>3</sub> devices," *Appl. Phys. Lett.*, vol. 122, no. 18, 2023, doi: 10.1063/5.0142229.

[32] F. Zhou, H. Gong, M. Xiao, Y. Ma, Z. Wang, X. Yu, L. Li, L. Fu, H. H. Tan, Y. Yang, F.-F. Ren, S. Gu, Y. Zheng, H. Lu, R. Zhang, Y. Zhang, and J. Ye, "An avalanche-and-surge robust ultrawide-bandgap heterojunction for power electronics," *Nat. Commun.*, vol. 14, no. 1, Art. no. 1, Jul. 2023, doi: 10.1038/s41467-023-40194-0.

[33] A. Mishra, Z. Abdallah, J. W. Pomeroy, M. J. Uren, and M. Kuball, "Electrical and thermal performance of Ga<sub>2</sub>O<sub>3</sub>–Al<sub>2</sub>O<sub>3</sub>–diamond superjunction schottky barrier diodes," *IEEE Trans. Electron Devices*, vol. 68, no. 10, pp. 5055–5061, 2021, doi: 10.1109/TED.2021.3108120.

[34] M. Kong, J. Gao, Z. Cheng, Z. Hu, and B. Zhang, "A Novel Ga<sub>2</sub>O<sub>3</sub> Superjunction LDMOS Using P-Type Diamond with Improved Performance," *ECS J. Solid State Sci. Technol.*, vol. 11, no. 10, p. 105006, 2022, doi: 10.1149/2162-8777/ac9a70.

[35] Y. Zhang, K. H. Teo, and T. Palacios, "Beyond Thermal Management: Incorporating p-Diamond Back-Barriers and Cap Layers Into AlGaN/GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 63, no. 6, pp. 2340–2345, Jun. 2016, doi: 10.1109/TED.2016.2553136.

[36] H. Kang and F. Udrea, "True material limit of power devices—Applied to 2-D superjunction MOSFET," *IEEE Trans. Electron Devices*, vol. 65, no. 4, pp. 1432–1439, 2018, doi: 10.1109/TED.2018.2808181.

[37] M. Porter, X. Yang, H. Gong, B. Wang, Z. Yang, and Y. Zhang, "Switching figure-of-merit, optimal design, and power loss limit of (ultra-) wide bandgap power devices: A perspective," *Appl. Phys. Lett.*, vol. 125, no. 11, 2024, doi: 10.1063/5.0222105.

[38] M. Xiao, R. Zhang, D. Dong, H. Wang, and Y. Zhang, "Design and Simulation of GaN Superjunction Transistors With 2-DEG Channels and Fin Channels," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 7, no. 3, pp. 1475–1484, Sep. 2019, doi: 10.1109/JESTPE.2019.2912978.

- [39] Y. Zhang, M. Sun, J. Perozek, Z. Liu, A. Zubair, D. Piedra, N. Chowdhury, X. Gao, K. Shepard, and T. Palacios, "Large-Area 1.2-kV GaN Vertical Power FinFETs With a Record Switching Figure of Merit," *IEEE Electron Device Lett.*, vol. 40, no. 1, pp. 75–78, Jan. 2019, doi: 10.1109/LED.2018.2880306.
- [40] Y. Zhang and T. Palacios, "(Ultra)Wide-Bandgap Vertical Power FinFETs," *IEEE Trans. Electron Devices*, vol. 67, no. 10, pp. 3960–3971, Oct. 2020, doi: 10.1109/TED.2020.3002880.
- [41] M. Sun, Y. Zhang, X. Gao, and T. Palacios, "High-Performance GaN Vertical Fin Power Transistors on Bulk GaN Substrates," *IEEE Electron Device Lett.*, vol. 38, no. 4, pp. 509–512, Apr. 2017, doi: 10.1109/LED.2017.2670925.
- [42] X. Zhong, B. Wang, J. Wang, and K. Sheng, "Experimental Demonstration and Analysis of a 1.35-kV 0.92-mΩ·cm<sup>2</sup> SiC Superjunction Schottky Diode," *IEEE Trans. Electron Devices*, vol. 65, no. 4, pp. 1458–1465, Apr. 2018, doi: 10.1109/TED.2018.2809475.
- [43] S.-W. Han, J. Song, S. H. Yoo, Z. Ma, R. M. Lavelle, D. W. Snyder, J. M. Redwing, T. N. Jackson, and R. Chu, "Experimental demonstration of charge-balanced GaN super-heterojunction Schottky barrier diode capable of 2.8 kV switching," *IEEE Electron Device Lett.*, vol. 41, no. 12, pp. 1758–1761, 2020, doi: 10.1109/LED.2020.3029619.
- [44] M. Xiao, Y. Ma, K. Cheng, K. Liu, A. Xie, E. Beam, Y. Cao, and Y. Zhang, "3.3 kV multi-channel AlGaN/GaN Schottky barrier diodes with P-GaN termination," *IEEE Electron Device Lett.*, vol. 41, no. 8, pp. 1177–1180, 2020, doi: 10.1109/LED.2020.3005934.