File Download
There are no files associated with this item.
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1109/IEDM19574.2021.9720668
- WOS: WOS:000812325400169
Supplementary
-
Citations:
- Web of Science: 0
- Appears in Collections:
Conference Paper: Contact Engineering for High-Performance N-Type 2D Semiconductor Transistors
Title | Contact Engineering for High-Performance N-Type 2D Semiconductor Transistors |
---|---|
Authors | |
Keywords | Performance evaluation Two dimensional displays Contact resistance Ohmic contacts Transistors |
Issue Date | 2021 |
Publisher | IEEE. |
Citation | 2021 IEEE International Electron Devices Meeting (IEDM), December 11-16, 2021. In Proceedings: 2021 IEEE International Electron Devices Meeting (IEDM), 11-16 Dec., 2021, p. 37.2.1-37.2.4 How to Cite? |
Abstract | Two-dimensional (2D) semiconductors are expected to have exceptional properties for ultimately scaled transistors, but forming ohmic contact to them has been challenging, which tremendously limit the transistor performance. In this paper, we review the recent research progress on the elimination of different gap-state pinning effects, including defect-induced gap states (DIGS) and metal-induced gap states (MIGS). Specifically, an oxygen passivation method and a semimetallic contact technology were developed to reduce the DIGS and MIGS, respectively. Based on these approaches, much improved contact resistance and on-state current were observed. Key device metrics were extracted on these high-performance transistors, which reveals future directions for further improving the device performance. |
Persistent Identifier | http://hdl.handle.net/10722/315688 |
ISI Accession Number ID |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lin, Y | - |
dc.contributor.author | Shen, P | - |
dc.contributor.author | Su, C | - |
dc.contributor.author | Chou, A | - |
dc.contributor.author | Wu, T | - |
dc.contributor.author | Cheng, C | - |
dc.contributor.author | Park, J | - |
dc.contributor.author | Chiu, M | - |
dc.contributor.author | Lu, A | - |
dc.contributor.author | Tang, H | - |
dc.contributor.author | Tavakoli, M | - |
dc.contributor.author | Pitner, G | - |
dc.contributor.author | Ji, X | - |
dc.contributor.author | McGahan, C | - |
dc.contributor.author | Wang, X | - |
dc.contributor.author | Cai, Z | - |
dc.contributor.author | Mao, N | - |
dc.contributor.author | Wang, J | - |
dc.contributor.author | Wang, Y | - |
dc.contributor.author | Tisdale, W | - |
dc.contributor.author | Ling, X | - |
dc.contributor.author | Aidala, K | - |
dc.contributor.author | Tung, V | - |
dc.contributor.author | Li, J | - |
dc.contributor.author | Zettl, A | - |
dc.contributor.author | Wu, C | - |
dc.contributor.author | Guo, J | - |
dc.contributor.author | Wang, H | - |
dc.contributor.author | Bokor, J | - |
dc.contributor.author | Palacios, T | - |
dc.contributor.author | Li, L | - |
dc.contributor.author | Kong, J | - |
dc.date.accessioned | 2022-08-19T09:02:35Z | - |
dc.date.available | 2022-08-19T09:02:35Z | - |
dc.date.issued | 2021 | - |
dc.identifier.citation | 2021 IEEE International Electron Devices Meeting (IEDM), December 11-16, 2021. In Proceedings: 2021 IEEE International Electron Devices Meeting (IEDM), 11-16 Dec., 2021, p. 37.2.1-37.2.4 | - |
dc.identifier.uri | http://hdl.handle.net/10722/315688 | - |
dc.description.abstract | Two-dimensional (2D) semiconductors are expected to have exceptional properties for ultimately scaled transistors, but forming ohmic contact to them has been challenging, which tremendously limit the transistor performance. In this paper, we review the recent research progress on the elimination of different gap-state pinning effects, including defect-induced gap states (DIGS) and metal-induced gap states (MIGS). Specifically, an oxygen passivation method and a semimetallic contact technology were developed to reduce the DIGS and MIGS, respectively. Based on these approaches, much improved contact resistance and on-state current were observed. Key device metrics were extracted on these high-performance transistors, which reveals future directions for further improving the device performance. | - |
dc.language | eng | - |
dc.publisher | IEEE. | - |
dc.relation.ispartof | Proceedings: 2021 IEEE International Electron Devices Meeting (IEDM), 11-16 Dec., 2021 | - |
dc.rights | Proceedings: 2021 IEEE International Electron Devices Meeting (IEDM), 11-16 Dec., 2021. Copyright © IEEE. | - |
dc.subject | Performance evaluation | - |
dc.subject | Two dimensional displays | - |
dc.subject | Contact resistance | - |
dc.subject | Ohmic contacts | - |
dc.subject | Transistors | - |
dc.title | Contact Engineering for High-Performance N-Type 2D Semiconductor Transistors | - |
dc.type | Conference_Paper | - |
dc.identifier.email | Li, L: lanceli1@hku.hk | - |
dc.identifier.authority | Li, L=rp02799 | - |
dc.identifier.doi | 10.1109/IEDM19574.2021.9720668 | - |
dc.identifier.hkuros | 335473 | - |
dc.identifier.spage | 37.2.1 | - |
dc.identifier.epage | 37.2.4 | - |
dc.identifier.isi | WOS:000812325400169 | - |
dc.publisher.place | United States | - |