File Download
There are no files associated with this item.
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1016/j.mejo.2009.08.003
- Scopus: eid_2-s2.0-70049115523
- WOS: WOS:000271368400008
- Find via
Supplementary
- Citations:
- Appears in Collections:
Article: A fast general slew constrained minimum cost buffering algorithm
Title | A fast general slew constrained minimum cost buffering algorithm |
---|---|
Authors | |
Keywords | Buffer insertion Interconnect optimization Non-fixed input slew Physical design Slew constraint |
Issue Date | 2009 |
Citation | Microelectronics Journal, 2009, v. 40, n. 10, p. 1482-1486 How to Cite? |
Abstract | As VLSI technology moves to the nanoscale regime, ultra-fast slew buffering techniques considering buffer cost minimization are highly desirable. The existing technique proposed in [S. Hu, C. Alpert, J. Hu, S. Karandikar, Z. Li, W. Shi, C.-N. Sze, Fast algorithms for slew constrained minimum cost buffering, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26 (11) (2007) 2009-2022] is able to efficiently perform buffer insertion with a simplified assumption on buffer input slew. However, when handling more general cases without input slew assumptions, it becomes slow despite the significant buffer savings. In this paper, a fast buffering technique is proposed to handle the general slew buffering problem. Instead of building solutions from scratch, the new technique efficiently optimizes buffering solutions obtained with the fixed input slew assumption. Experiments on industrial nets demonstrate that our algorithm is highly efficient. Compared to the commonly used van Ginneken style buffering, up to 49 × speed up is obtained and often 10% buffer area is saved. Compared to the algorithm without input slew assumption proposed in [S. Hu, C. Alpert, J. Hu, S. Karandikar, Z. Li, W. Shi, C.-N. Sze, Fast algorithms for slew constrained minimum cost buffering, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26 (11) (2007) 2009-2022], up to 37 × speedup can be obtained with slight sacrifice in solution quality. © 2009 Elsevier Ltd. All rights reserved. |
Persistent Identifier | http://hdl.handle.net/10722/336075 |
ISSN | 2023 Impact Factor: 1.9 |
ISI Accession Number ID |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Hu, Shiyan | - |
dc.contributor.author | Hu, Jiang | - |
dc.date.accessioned | 2024-01-15T08:23:13Z | - |
dc.date.available | 2024-01-15T08:23:13Z | - |
dc.date.issued | 2009 | - |
dc.identifier.citation | Microelectronics Journal, 2009, v. 40, n. 10, p. 1482-1486 | - |
dc.identifier.issn | 0026-2692 | - |
dc.identifier.uri | http://hdl.handle.net/10722/336075 | - |
dc.description.abstract | As VLSI technology moves to the nanoscale regime, ultra-fast slew buffering techniques considering buffer cost minimization are highly desirable. The existing technique proposed in [S. Hu, C. Alpert, J. Hu, S. Karandikar, Z. Li, W. Shi, C.-N. Sze, Fast algorithms for slew constrained minimum cost buffering, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26 (11) (2007) 2009-2022] is able to efficiently perform buffer insertion with a simplified assumption on buffer input slew. However, when handling more general cases without input slew assumptions, it becomes slow despite the significant buffer savings. In this paper, a fast buffering technique is proposed to handle the general slew buffering problem. Instead of building solutions from scratch, the new technique efficiently optimizes buffering solutions obtained with the fixed input slew assumption. Experiments on industrial nets demonstrate that our algorithm is highly efficient. Compared to the commonly used van Ginneken style buffering, up to 49 × speed up is obtained and often 10% buffer area is saved. Compared to the algorithm without input slew assumption proposed in [S. Hu, C. Alpert, J. Hu, S. Karandikar, Z. Li, W. Shi, C.-N. Sze, Fast algorithms for slew constrained minimum cost buffering, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26 (11) (2007) 2009-2022], up to 37 × speedup can be obtained with slight sacrifice in solution quality. © 2009 Elsevier Ltd. All rights reserved. | - |
dc.language | eng | - |
dc.relation.ispartof | Microelectronics Journal | - |
dc.subject | Buffer insertion | - |
dc.subject | Interconnect optimization | - |
dc.subject | Non-fixed input slew | - |
dc.subject | Physical design | - |
dc.subject | Slew constraint | - |
dc.title | A fast general slew constrained minimum cost buffering algorithm | - |
dc.type | Article | - |
dc.description.nature | link_to_subscribed_fulltext | - |
dc.identifier.doi | 10.1016/j.mejo.2009.08.003 | - |
dc.identifier.scopus | eid_2-s2.0-70049115523 | - |
dc.identifier.volume | 40 | - |
dc.identifier.issue | 10 | - |
dc.identifier.spage | 1482 | - |
dc.identifier.epage | 1486 | - |
dc.identifier.isi | WOS:000271368400008 | - |