File Download

There are no files associated with this item.

  Links for fulltext
     (May Require Subscription)
Supplementary

Article: An interconnect reliability-driven routing technique for electromigration failure avoidance

TitleAn interconnect reliability-driven routing technique for electromigration failure avoidance
Authors
Keywordselectromigration
integer linear programming
interconnect reliability
Steiner tree construction
VLSI circuit computer-aided design
Issue Date2012
Citation
IEEE Transactions on Dependable and Secure Computing, 2012, v. 9, n. 5, p. 770-776 How to Cite?
AbstractAs VLSI technology enters the nanoscale regime, design reliability is becoming increasingly important. A major design reliability concern arises from electromigration which refers to the transport of material caused by ion movement in interconnects. Since the lifetime of an interconnect drastically depends on the current flowing through it, the electromigration problem aggravates with increasingly growing thinner wires. Further, the current-density-induced interconnect thermal issue becomes much more severe with larger current. To mitigate the electromigration and the current-density- induced thermal effects, interconnect current density needs to be reduced. Assigning wires to thick metals increases wire volume, and thus, reduces the current density. However, overstretching thick-metal assignment may hurt routability. Thus, it is highly desirable to minimize the thick-metal usage, or total wire cost, subject to the reliability constraint. In this paper, the minimum cost reliability-driven routing, which consists of Steiner tree construction and layer assignment, is considered. The problem is proven to be NP-hard and a highly effective iterative rounding-based integer linear programming algorithm is proposed. In addition, a unified routing technique is proposed to directly handle multiple current levels, which is critical in analog VLSI design. Further, the new algorithm is extended to handle blockage. Our experiments on 450 nets demonstrate that the new algorithm significantly outperforms the state-of-the-art work [CHECK END OF SENTENCE] with up to 14.7 percent wire reduction. In addition, the new algorithm can save 11.4 percent wires over a heuristic algorithm for handling multiple currents. © 2012 IEEE.
Persistent Identifierhttp://hdl.handle.net/10722/336104
ISSN
2023 Impact Factor: 7.0
2023 SCImago Journal Rankings: 2.222
ISI Accession Number ID

 

DC FieldValueLanguage
dc.contributor.authorChen, Xiaodao-
dc.contributor.authorLiao, Chen-
dc.contributor.authorWei, Tongquan-
dc.contributor.authorHu, Shiyan-
dc.date.accessioned2024-01-15T08:23:29Z-
dc.date.available2024-01-15T08:23:29Z-
dc.date.issued2012-
dc.identifier.citationIEEE Transactions on Dependable and Secure Computing, 2012, v. 9, n. 5, p. 770-776-
dc.identifier.issn1545-5971-
dc.identifier.urihttp://hdl.handle.net/10722/336104-
dc.description.abstractAs VLSI technology enters the nanoscale regime, design reliability is becoming increasingly important. A major design reliability concern arises from electromigration which refers to the transport of material caused by ion movement in interconnects. Since the lifetime of an interconnect drastically depends on the current flowing through it, the electromigration problem aggravates with increasingly growing thinner wires. Further, the current-density-induced interconnect thermal issue becomes much more severe with larger current. To mitigate the electromigration and the current-density- induced thermal effects, interconnect current density needs to be reduced. Assigning wires to thick metals increases wire volume, and thus, reduces the current density. However, overstretching thick-metal assignment may hurt routability. Thus, it is highly desirable to minimize the thick-metal usage, or total wire cost, subject to the reliability constraint. In this paper, the minimum cost reliability-driven routing, which consists of Steiner tree construction and layer assignment, is considered. The problem is proven to be NP-hard and a highly effective iterative rounding-based integer linear programming algorithm is proposed. In addition, a unified routing technique is proposed to directly handle multiple current levels, which is critical in analog VLSI design. Further, the new algorithm is extended to handle blockage. Our experiments on 450 nets demonstrate that the new algorithm significantly outperforms the state-of-the-art work [CHECK END OF SENTENCE] with up to 14.7 percent wire reduction. In addition, the new algorithm can save 11.4 percent wires over a heuristic algorithm for handling multiple currents. © 2012 IEEE.-
dc.languageeng-
dc.relation.ispartofIEEE Transactions on Dependable and Secure Computing-
dc.subjectelectromigration-
dc.subjectinteger linear programming-
dc.subjectinterconnect reliability-
dc.subjectSteiner tree construction-
dc.subjectVLSI circuit computer-aided design-
dc.titleAn interconnect reliability-driven routing technique for electromigration failure avoidance-
dc.typeArticle-
dc.description.naturelink_to_subscribed_fulltext-
dc.identifier.doi10.1109/TDSC.2010.57-
dc.identifier.scopuseid_2-s2.0-84864767828-
dc.identifier.volume9-
dc.identifier.issue5-
dc.identifier.spage770-
dc.identifier.epage776-
dc.identifier.isiWOS:000306557900012-

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats