File Download

There are no files associated with this item.

  Links for fulltext
     (May Require Subscription)
Supplementary

Article: Resource Management for Improving Soft-Error and Lifetime Reliability of Real-Time MPSoCs

TitleResource Management for Improving Soft-Error and Lifetime Reliability of Real-Time MPSoCs
Authors
KeywordsLifetime reliability (LTR)
real-time multiprocessor system-on-chip (MPSoC) systems
soft-error reliability (SER)
task allocation and scheduling
Issue Date2019
Citation
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019, v. 38, n. 12, p. 2215-2228 How to Cite?
AbstractMultiprocessor system-on-chip (MPSoC) has been widely used in many real-time embedded systems where both soft-error reliability (SER) and lifetime reliability (LTR) are key concerns. Many existing works have investigated them, but they focus either on handling one of the two reliability concerns or on improving one type of reliability under the constraint of the other. These techniques are thus not applicable to maximize SER and LTR simultaneously, which is highly desired in some real-world applications. In this paper, we study the joint optimization of SER and LTR for real-time MPSoCs. We propose a novel static task scheduling algorithm to simultaneously maximize SER and LTR for real-time homogeneous MPSoC systems under the constraints of deadline, energy budget, and task precedence. Specifically, we develop a new solution representation scheme and two evolutionary operators that are closely integrated with two popular multiobjective evolutionary optimization frameworks, namely NSGAII and SPEA2. Extensive experimental results on standard benchmarks and synthetic applications show the efficacy of our scheme. More specifically, our scheme can achieve significantly better solutions (i.e., LTR-SER tradeoff fronts) with remarkably higher hypervolume and can be dozens or even hundreds of times faster than the state-of-the-art algorithms. The results also demonstrate that our scheme can be applied to heterogeneous MPSoC systems and is effective in improving reliability for heterogeneous MPSoC systems.
Persistent Identifierhttp://hdl.handle.net/10722/336208
ISSN
2023 Impact Factor: 2.7
2023 SCImago Journal Rankings: 0.957
ISI Accession Number ID

 

DC FieldValueLanguage
dc.contributor.authorZhou, Junlong-
dc.contributor.authorSun, Jin-
dc.contributor.authorZhou, Xiumin-
dc.contributor.authorWei, Tongquan-
dc.contributor.authorChen, Mingsong-
dc.contributor.authorHu, Shiyan-
dc.contributor.authorHu, Xiaobo Sharon-
dc.date.accessioned2024-01-15T08:24:28Z-
dc.date.available2024-01-15T08:24:28Z-
dc.date.issued2019-
dc.identifier.citationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019, v. 38, n. 12, p. 2215-2228-
dc.identifier.issn0278-0070-
dc.identifier.urihttp://hdl.handle.net/10722/336208-
dc.description.abstractMultiprocessor system-on-chip (MPSoC) has been widely used in many real-time embedded systems where both soft-error reliability (SER) and lifetime reliability (LTR) are key concerns. Many existing works have investigated them, but they focus either on handling one of the two reliability concerns or on improving one type of reliability under the constraint of the other. These techniques are thus not applicable to maximize SER and LTR simultaneously, which is highly desired in some real-world applications. In this paper, we study the joint optimization of SER and LTR for real-time MPSoCs. We propose a novel static task scheduling algorithm to simultaneously maximize SER and LTR for real-time homogeneous MPSoC systems under the constraints of deadline, energy budget, and task precedence. Specifically, we develop a new solution representation scheme and two evolutionary operators that are closely integrated with two popular multiobjective evolutionary optimization frameworks, namely NSGAII and SPEA2. Extensive experimental results on standard benchmarks and synthetic applications show the efficacy of our scheme. More specifically, our scheme can achieve significantly better solutions (i.e., LTR-SER tradeoff fronts) with remarkably higher hypervolume and can be dozens or even hundreds of times faster than the state-of-the-art algorithms. The results also demonstrate that our scheme can be applied to heterogeneous MPSoC systems and is effective in improving reliability for heterogeneous MPSoC systems.-
dc.languageeng-
dc.relation.ispartofIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems-
dc.subjectLifetime reliability (LTR)-
dc.subjectreal-time multiprocessor system-on-chip (MPSoC) systems-
dc.subjectsoft-error reliability (SER)-
dc.subjecttask allocation and scheduling-
dc.titleResource Management for Improving Soft-Error and Lifetime Reliability of Real-Time MPSoCs-
dc.typeArticle-
dc.description.naturelink_to_subscribed_fulltext-
dc.identifier.doi10.1109/TCAD.2018.2883993-
dc.identifier.scopuseid_2-s2.0-85057777876-
dc.identifier.volume38-
dc.identifier.issue12-
dc.identifier.spage2215-
dc.identifier.epage2228-
dc.identifier.eissn1937-4151-
dc.identifier.isiWOS:000521564100004-

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats