File Download
There are no files associated with this item.
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1109/LED.2025.3548905
- Scopus: eid_2-s2.0-86000627823
- Find via

Supplementary
-
Citations:
- Scopus: 0
- Appears in Collections:
Article: Robust Avalanche (1.5 kV, 2 kA/cm2) in Vertical GaN Diodes on Patterned Sapphire Substrate
| Title | Robust Avalanche (1.5 kV, 2 kA/cm2) in Vertical GaN Diodes on Patterned Sapphire Substrate |
|---|---|
| Authors | |
| Keywords | avalanche breakdown voltage circuit test gallium nitride patterned sapphire substrate power electronics |
| Issue Date | 1-Jan-2025 |
| Publisher | Institute of Electrical and Electronics Engineers |
| Citation | IEEE Electron Device Letters, 2025, v. 46, n. 5, p. 717-720 How to Cite? |
| Abstract | The lack of avalanche capability is a keylimitation of current lateral GaN devices. Despite the reportof avalanche in vertical GaN-on-GaN devices, the high wafercost hinders device commercialization. Here we demon-strate a circuit-level avalanche in vertical GaN diodeson low-cost patterned sapphire substrate (PSS), with theavalanche voltage (1.57 kV) and avalanche current den-sity (>2 kA/cm2) both being the highest reported in GaNdevices on foreign substrates. The PSS enables a lowerdislocation density than conventional sapphire substrateand is employed in high-voltage GaN devices for the firsttime. The avalanche voltage in the circuit test reaches 98%of the parallel-plane limit, further affirming that near-idealavalanche breakdown can be realized on GaN devices onforeign substrates. These results show the promise of theGaN-on-PSS platform for low-cost, robust power devices. |
| Persistent Identifier | http://hdl.handle.net/10722/362115 |
| ISSN | 2023 Impact Factor: 4.1 2023 SCImago Journal Rankings: 1.250 |
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Wang, Yifan | - |
| dc.contributor.author | Xiao, Ming | - |
| dc.contributor.author | Yang, Zineng | - |
| dc.contributor.author | Porter, Matthew | - |
| dc.contributor.author | Cheng, Kai | - |
| dc.contributor.author | Song, Qihao | - |
| dc.contributor.author | Kravchenko, Ivan | - |
| dc.contributor.author | Zhang, Yuhao | - |
| dc.date.accessioned | 2025-09-19T00:32:13Z | - |
| dc.date.available | 2025-09-19T00:32:13Z | - |
| dc.date.issued | 2025-01-01 | - |
| dc.identifier.citation | IEEE Electron Device Letters, 2025, v. 46, n. 5, p. 717-720 | - |
| dc.identifier.issn | 0741-3106 | - |
| dc.identifier.uri | http://hdl.handle.net/10722/362115 | - |
| dc.description.abstract | <p>The lack of avalanche capability is a keylimitation of current lateral GaN devices. Despite the reportof avalanche in vertical GaN-on-GaN devices, the high wafercost hinders device commercialization. Here we demon-strate a circuit-level avalanche in vertical GaN diodeson low-cost patterned sapphire substrate (PSS), with theavalanche voltage (1.57 kV) and avalanche current den-sity (>2 kA/cm<sup>2</sup>) both being the highest reported in GaNdevices on foreign substrates. The PSS enables a lowerdislocation density than conventional sapphire substrateand is employed in high-voltage GaN devices for the firsttime. The avalanche voltage in the circuit test reaches 98%of the parallel-plane limit, further affirming that near-idealavalanche breakdown can be realized on GaN devices onforeign substrates. These results show the promise of theGaN-on-PSS platform for low-cost, robust power devices.</p> | - |
| dc.language | eng | - |
| dc.publisher | Institute of Electrical and Electronics Engineers | - |
| dc.relation.ispartof | IEEE Electron Device Letters | - |
| dc.rights | This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License. | - |
| dc.subject | avalanche | - |
| dc.subject | breakdown voltage | - |
| dc.subject | circuit test | - |
| dc.subject | gallium nitride | - |
| dc.subject | patterned sapphire substrate | - |
| dc.subject | power electronics | - |
| dc.title | Robust Avalanche (1.5 kV, 2 kA/cm2) in Vertical GaN Diodes on Patterned Sapphire Substrate | - |
| dc.type | Article | - |
| dc.identifier.doi | 10.1109/LED.2025.3548905 | - |
| dc.identifier.scopus | eid_2-s2.0-86000627823 | - |
| dc.identifier.volume | 46 | - |
| dc.identifier.issue | 5 | - |
| dc.identifier.spage | 717 | - |
| dc.identifier.epage | 720 | - |
| dc.identifier.eissn | 1558-0563 | - |
| dc.identifier.issnl | 0741-3106 | - |
