Skip navigation
HKU Login
Guest Login
Home
Publications
Researchers
Staff
Research Postgraduates
Organizations
Grants
Datasets
Deposit Data
HKUL Research Data Management
Theses
Patents
Community Service
Browsing by Author Jaiswal, MK
Jump to:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
中
or enter first few letters:
Showing results 15 to 25 of 25
< previous
Title
Author(s)
Issue Date
Fast Content Updating Algorithm For An Sram-based Tcam On Fpga
Journal:
IEEE Embedded Systems Letters
Farkhanda, S
Ullah, Z
Jaiswal, MK
2018
High-throughput cellular imaging with high-speed asymmetric-detection time-stretch optical microscopy under FPGA platform
Proceeding/Conference:
IEEE International Conference on Reconfigurable Computing and FPGAs (ReConFig)
Ng, HC
Wang, M
Chung, BMF
Bogaraju, SV
Jaiswal, MK
Ho, SMH
Tsia, KKM
Shum, HC
So, HKH
2016
PACoGen: A Hardware Posit Arithmetic Core Generator
Journal:
IEEE Access
Jaiswal, MK
So, HKH
2019
Real-time object detection and classification for high-speed asymmetric-detection time-stretch optical microscopy on FPGA
Proceeding/Conference:
IEEE International Conference on FieId-Programmable Technology Proceedings
Wang, M
Ng, HC
Chung, BMF
Bogaraju, SV
Jaiswal, MK
Tsia, KKM
Shum, HC
So, HKH
2016
Series Expansion based Efficient Architectures for Double Precision Floating Point Division
Journal:
Circuits, Systems, and Signal Processing
Jaiswal, MK
Cheung, RCC
Balakrishnan, M
Paul, K
2014
Taylor series based architecture for Quadruple Precision Floating Point Division
Proceeding/Conference:
IEEE Computer Society Annual Symposium on VLSI
Jaiswal, MK
So, HKH
2016
UE-TCAM: an ultra efficient SRAM-based TCAM
Proceeding/Conference:
TENCON (IEEE Region 10 Conference) Proceedings
Ullah, Z
Jaiswal, MK
Cheung, RCC
So, HKH
2015
Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder
Journal:
IEEE Transactions on Circuits and Systems II: Express Briefs
Jaiswal, MK
Cheung, RCC
Balakrishnan, M
Paul, K
2014
Universal number posit arithmetic generator on FPGA
Proceeding/Conference:
Design, Automation, and Test in Europe Conference and Exhibition Proceedings
Jaiswal, MK
So, HKH
2018
VLSI Implementation of Double-Precision Floating-Point Multiplier Using Karatsuba Technique
Journal:
Circuits, Systems, and Signal Processing
Jaiswal, MK
Cheung, RCC
2013
Z-TCAM: An SRAM-based Architecture for TCAM
Journal:
IEEE Transactions on Very Large Scale Integration Systems
Ullah, Z
Jaiswal, MK
Cheung, RCC
2015